Home
last modified time | relevance | path

Searched refs:LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h7615 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK 0x00010000L macro
H A Ddce_8_0_sh_mask.h3189 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK 0x10000 macro
H A Ddce_10_0_sh_mask.h3111 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK 0x10000 macro
H A Ddce_11_0_sh_mask.h3181 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK 0x10000 macro
H A Ddce_11_2_sh_mask.h3429 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK 0x10000 macro
H A Ddce_12_0_sh_mask.h9263 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h21260 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK … macro
H A Ddcn_2_1_0_sh_mask.h43248 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK … macro
H A Ddcn_1_0_sh_mask.h40014 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK … macro
H A Ddcn_3_0_2_sh_mask.h42530 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK … macro
H A Ddcn_3_0_0_sh_mask.h49126 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK … macro
H A Ddcn_2_0_0_sh_mask.h48757 #define LVTMA_PWRSEQ_CNTL__LVTMA_DIGON_MASK … macro