Home
last modified time | relevance | path

Searched refs:LPCR_HEIC (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/arch/powerpc/kernel/
H A Dcpu_setup_power.c218 LPCR_HVICE | LPCR_HEIC) & ~(LPCR_UPRT | LPCR_HR), 0); in __setup_cpu_power9()
240 LPCR_HVICE | LPCR_HEIC) & ~(LPCR_UPRT | LPCR_HR), 0); in __restore_cpu_power9()
261 LPCR_HVICE | LPCR_HEIC) & ~(LPCR_UPRT | LPCR_HR), 0); in __setup_cpu_power10()
285 LPCR_HVICE | LPCR_HEIC) & ~(LPCR_UPRT | LPCR_HR), 0); in __restore_cpu_power10()
H A Ddt_cpu_ftrs.c559 lpcr |= LPCR_HEIC; /* disable ee interrupts when MSR_HV */ in feat_enable_hvi()
/openbmc/qemu/target/ppc/
H A Dexcp_helper.c1741 bool heic = !!(env->spr[SPR_LPCR] & LPCR_HEIC); in p7_next_unmasked_interrupt()
1831 bool heic = !!(env->spr[SPR_LPCR] & LPCR_HEIC); in p8_next_unmasked_interrupt()
1879 bool heic = !!(env->spr[SPR_LPCR] & LPCR_HEIC); in p9_interrupt_powersave()
1972 bool heic = !!(env->spr[SPR_LPCR] & LPCR_HEIC); in p9_next_unmasked_interrupt()
2073 bool heic = !!(env->spr[SPR_LPCR] & LPCR_HEIC); in ppc_next_unmasked_interrupt()
H A Dcpu.h626 #define LPCR_HEIC PPC_BIT(59) /* HV Extern Interrupt Control */ macro
H A Dcpu_init.c6564 LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | LPCR_HDICE; in POWERPC_FAMILY()
6744 LPCR_HEIC | LPCR_LPES0 | LPCR_HVICE | LPCR_HDICE; in POWERPC_FAMILY()
/openbmc/linux/arch/powerpc/include/asm/
H A Dreg.h472 #define LPCR_HEIC ASM_CONST(0x0000000000000010) /* Hypervisor External Interrupt Control */ macro
/openbmc/linux/arch/powerpc/kvm/
H A Dbook3s_hv.c5470 lpcr |= LPCR_HVICE | LPCR_HEIC; in kvmppc_core_init_vm_hv()