/openbmc/qemu/target/microblaze/ |
H A D | mmu.c | 65 qemu_log_mask(LOG_GUEST_ERROR, "Illegal rpid=%x\n", newpid); in mmu_change_pid() 121 qemu_log_mask(LOG_GUEST_ERROR, in mmu_translate() 186 qemu_log_mask(LOG_GUEST_ERROR, "MMU access on MMU-less system\n"); in mmu_read() 190 qemu_log_mask(LOG_GUEST_ERROR, "Extended access only to TLBLO.\n"); in mmu_read() 199 qemu_log_mask(LOG_GUEST_ERROR, in mmu_read() 212 qemu_log_mask(LOG_GUEST_ERROR, in mmu_read() 222 qemu_log_mask(LOG_GUEST_ERROR, "TLBSX is write-only.\n"); in mmu_read() 225 qemu_log_mask(LOG_GUEST_ERROR, "Invalid MMU register %d.\n", rn); in mmu_read() 243 qemu_log_mask(LOG_GUEST_ERROR, "MMU access on MMU-less system\n"); in mmu_write() 247 qemu_log_mask(LOG_GUEST_ERROR, "Extended access only to TLBLO.\n"); in mmu_write() [all …]
|
/openbmc/qemu/hw/timer/ |
H A D | sh_timer.c | 79 qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad offset 0x%" HWADDR_PRIx "\n", in sh_timer_read() 136 qemu_log_mask(LOG_GUEST_ERROR, in sh_timer_write() 150 qemu_log_mask(LOG_GUEST_ERROR, in sh_timer_write() 163 qemu_log_mask(LOG_GUEST_ERROR, in sh_timer_write() 173 qemu_log_mask(LOG_GUEST_ERROR, in sh_timer_write() 180 qemu_log_mask(LOG_GUEST_ERROR, in sh_timer_write() 199 qemu_log_mask(LOG_GUEST_ERROR, in sh_timer_write() 270 qemu_log_mask(LOG_GUEST_ERROR, in tmu012_read() 290 qemu_log_mask(LOG_GUEST_ERROR, in tmu012_read() 303 qemu_log_mask(LOG_GUEST_ERROR, in tmu012_write() [all …]
|
/openbmc/qemu/hw/virtio/ |
H A D | virtio-mmio.c | 143 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_read() 180 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_read() 190 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_read() 203 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_read() 233 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_read() 238 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_read() 298 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_write() 314 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_write() 334 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_write() 364 qemu_log_mask(LOG_GUEST_ERROR, in virtio_mmio_write() [all …]
|
/openbmc/qemu/hw/ppc/ |
H A D | pnv_i2c.c | 32 qemu_log_mask(LOG_GUEST_ERROR, "I2C: invalid bus number %d/%d\n", port, in pnv_i2c_get_bus() 52 qemu_log_mask(LOG_GUEST_ERROR, "I2C: invalid port\n"); in pnv_i2c_update_irq() 134 qemu_log_mask(LOG_GUEST_ERROR, "I2C: invalid port\n"); in pnv_i2c_fifo_flush() 175 qemu_log_mask(LOG_GUEST_ERROR, "I2C: invalid command 0x%"PRIx64"\n", in pnv_i2c_handle_cmd() 182 qemu_log_mask(LOG_GUEST_ERROR, "I2C: command in progress\n"); in pnv_i2c_handle_cmd() 187 qemu_log_mask(LOG_GUEST_ERROR, "I2C: invalid port\n"); in pnv_i2c_handle_cmd() 226 qemu_log_mask(LOG_GUEST_ERROR, "I2C: invalid port\n"); in pnv_i2c_fifo_in() 232 qemu_log_mask(LOG_GUEST_ERROR, "I2C: no command in progress\n"); in pnv_i2c_fifo_in() 238 qemu_log_mask(LOG_GUEST_ERROR, "I2C: read command in progress\n"); in pnv_i2c_fifo_in() 261 qemu_log_mask(LOG_GUEST_ERROR, "I2C: invalid port\n"); in pnv_i2c_fifo_out() [all …]
|
H A D | pnv_chiptod.c | 163 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: received TTYPE4 in " in chiptod_receive_ttype() 242 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: SCOM addressing: " in chiptod_power9_tx_ttype_target() 267 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: SCOM addressing: " in chiptod_power10_tx_ttype_target() 318 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" in pnv_chiptod_xscom_write() 328 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" in pnv_chiptod_xscom_write() 337 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: LOAD_TOG_REG in " in pnv_chiptod_xscom_write() 356 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" in pnv_chiptod_xscom_write() 360 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" in pnv_chiptod_xscom_write() 364 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" in pnv_chiptod_xscom_write() 382 qemu_log_mask(LOG_GUEST_ERROR, "pnv_chiptod: xscom write reg" in pnv_chiptod_xscom_write() [all …]
|
/openbmc/qemu/hw/intc/ |
H A D | arm_gicv3_its.c | 367 qemu_log_mask(LOG_GUEST_ERROR, in lookup_ite() 377 qemu_log_mask(LOG_GUEST_ERROR, in lookup_ite() 385 qemu_log_mask(LOG_GUEST_ERROR, in lookup_ite() 396 qemu_log_mask(LOG_GUEST_ERROR, in lookup_ite() 417 qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid ICID 0x%x\n", who, icid); in lookup_cte() 424 qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid CTE\n", who); in lookup_cte() 446 qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid VPEID 0x%x\n", who, vpeid); in lookup_vte() 454 qemu_log_mask(LOG_GUEST_ERROR, in lookup_vte() 492 qemu_log_mask(LOG_GUEST_ERROR, "%s: intid 0x%x out of range\n", in process_its_cmd_virt() 536 qemu_log_mask(LOG_GUEST_ERROR, in do_process_its_cmd() [all …]
|
H A D | xive2.c | 98 qemu_log_mask(LOG_GUEST_ERROR, "XIVE: failed to read EQ @0x%" in xive2_end_queue_pic_print_info() 242 qemu_log_mask(LOG_GUEST_ERROR, "XIVE: failed to write END data @0x%" in xive2_end_enqueue() 283 qemu_log_mask(LOG_GUEST_ERROR, "XIVE: No NVP %x/%x\n", in xive2_tctx_save_ctx() 289 qemu_log_mask(LOG_GUEST_ERROR, "XIVE: invalid NVP %x/%x\n", in xive2_tctx_save_ctx() 295 qemu_log_mask(LOG_GUEST_ERROR, "XIVE: NVP %x/%x is not HW owned\n", in xive2_tctx_save_ctx() 301 qemu_log_mask(LOG_GUEST_ERROR, "XIVE: NVP %x/%x is not checkout\n", in xive2_tctx_save_ctx() 308 qemu_log_mask(LOG_GUEST_ERROR, in xive2_tctx_save_ctx() 369 qemu_log_mask(LOG_GUEST_ERROR, "XIVE: pulling invalid NVP %x/%x !?\n", in xive2_tm_pull_ctx() 460 qemu_log_mask(LOG_GUEST_ERROR, "XIVE: No NVP %x/%x\n", in xive2_tm_pull_ctx_ol() 466 qemu_log_mask(LOG_GUEST_ERROR, "XIVE: invalid NVP %x/%x\n", in xive2_tm_pull_ctx_ol() [all …]
|
H A D | aspeed_vic.c | 66 qemu_log_mask(LOG_GUEST_ERROR, "%s: Invalid interrupt number: %d\n", in aspeed_vic_set_irq() 166 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_vic_read() 172 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_vic_read() 252 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_vic_write() 271 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_vic_write() 277 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_vic_write()
|
H A D | arm_gicv2m.c | 76 qemu_log_mask(LOG_GUEST_ERROR, "gicv2m_read: bad size %u\n", size); in gicv2m_read() 97 qemu_log_mask(LOG_GUEST_ERROR, in gicv2m_read() 109 qemu_log_mask(LOG_GUEST_ERROR, "gicv2m_write: bad size %u\n", size); in gicv2m_write() 124 qemu_log_mask(LOG_GUEST_ERROR, in gicv2m_write()
|
/openbmc/qemu/target/arm/ |
H A D | arm-powerctl.c | 46 qemu_log_mask(LOG_GUEST_ERROR, in arm_get_cpu_by_id() 129 qemu_log_mask(LOG_GUEST_ERROR, in arm_set_cpu_on() 167 qemu_log_mask(LOG_GUEST_ERROR, in arm_set_cpu_on() 220 qemu_log_mask(LOG_GUEST_ERROR, in arm_set_cpu_on_and_reset() 233 qemu_log_mask(LOG_GUEST_ERROR, in arm_set_cpu_on_and_reset() 273 qemu_log_mask(LOG_GUEST_ERROR, in arm_set_cpu_off() 310 qemu_log_mask(LOG_GUEST_ERROR, in arm_reset_cpu()
|
/openbmc/qemu/hw/misc/macio/ |
H A D | pmu.c | 110 qemu_log_mask(LOG_GUEST_ERROR, in pmu_cmd_int_ack() 119 qemu_log_mask(LOG_GUEST_ERROR, in pmu_cmd_int_ack() 142 qemu_log_mask(LOG_GUEST_ERROR, in pmu_cmd_set_int_mask() 176 qemu_log_mask(LOG_GUEST_ERROR, in pmu_cmd_adb() 194 qemu_log_mask(LOG_GUEST_ERROR, in pmu_cmd_adb() 212 qemu_log_mask(LOG_GUEST_ERROR, in pmu_cmd_adb() 217 qemu_log_mask(LOG_GUEST_ERROR, "PMU: ADB command too big!\n"); in pmu_cmd_adb() 250 qemu_log_mask(LOG_GUEST_ERROR, in pmu_cmd_adb_poll_off() 266 qemu_log_mask(LOG_GUEST_ERROR, in pmu_cmd_shutdown() 278 qemu_log_mask(LOG_GUEST_ERROR, in pmu_cmd_shutdown() [all …]
|
/openbmc/qemu/hw/char/ |
H A D | avr_usart.c | 76 LOG_GUEST_ERROR, in update_char_mask() 83 LOG_GUEST_ERROR, in update_char_mask() 146 LOG_GUEST_ERROR, in avr_usart_read() 196 LOG_GUEST_ERROR, in avr_usart_write() 225 LOG_GUEST_ERROR, in avr_usart_write() 230 qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad USART mode\n", __func__); in avr_usart_write() 234 LOG_GUEST_ERROR, in avr_usart_write() 248 LOG_GUEST_ERROR, in avr_usart_write()
|
/openbmc/qemu/hw/misc/ |
H A D | aspeed_hace.c | 171 qemu_log_mask(LOG_GUEST_ERROR, "qcrypto hash failed : %s", in do_hash_operation() 186 qemu_log_mask(LOG_GUEST_ERROR, in do_hash_operation() 204 qemu_log_mask(LOG_GUEST_ERROR, "%s: qcrypto failed\n", __func__); in do_hash_operation() 229 qemu_log_mask(LOG_GUEST_ERROR, "%s: qcrypto failed\n", __func__); in do_hash_operation() 252 qemu_log_mask(LOG_GUEST_ERROR, "qcrypto hash update failed : %s", in do_hash_operation() 261 qemu_log_mask(LOG_GUEST_ERROR, in do_hash_operation() 276 qemu_log_mask(LOG_GUEST_ERROR, "qcrypto hash bytesv failed : %s", in do_hash_operation() 285 qemu_log_mask(LOG_GUEST_ERROR, in do_hash_operation() 309 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_hace_read() 327 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_hace_write() [all …]
|
H A D | aspeed_scu.c | 314 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_scu_read() 329 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_scu_read() 346 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_ast2400_scu_write() 354 qemu_log_mask(LOG_GUEST_ERROR, "%s: SCU is locked!\n", __func__); in aspeed_ast2400_scu_write() 369 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_ast2400_scu_write() 385 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_ast2500_scu_write() 393 qemu_log_mask(LOG_GUEST_ERROR, "%s: SCU is locked!\n", __func__); in aspeed_ast2500_scu_write() 416 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_ast2500_scu_write() 683 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_ast2600_scu_read() 719 qemu_log_mask(LOG_GUEST_ERROR, in aspeed_ast2600_scu_write() [all …]
|
H A D | sbsa_ec.c | 34 qemu_log_mask(LOG_GUEST_ERROR, "sbsa-ec: no readable registers"); in sbsa_ec_read() 50 qemu_log_mask(LOG_GUEST_ERROR, in sbsa_ec_write() 54 qemu_log_mask(LOG_GUEST_ERROR, "sbsa-ec: unknown EC register"); in sbsa_ec_write()
|
H A D | armsse-mhu.c | 86 qemu_log_mask(LOG_GUEST_ERROR, in armsse_mhu_read() 93 qemu_log_mask(LOG_GUEST_ERROR, in armsse_mhu_read() 126 qemu_log_mask(LOG_GUEST_ERROR, in armsse_mhu_write() 132 qemu_log_mask(LOG_GUEST_ERROR, in armsse_mhu_write()
|
H A D | allwinner-h3-dramc.c | 105 qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", in allwinner_h3_dramcom_read() 124 qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", in allwinner_h3_dramcom_write() 149 qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", in allwinner_h3_dramctl_read() 168 qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", in allwinner_h3_dramctl_write() 192 qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", in allwinner_h3_dramphy_read() 211 qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", in allwinner_h3_dramphy_write()
|
/openbmc/qemu/hw/fsi/ |
H A D | aspeed_apb2opb.c | 103 qemu_log_mask(LOG_GUEST_ERROR, in fsi_aspeed_apb2opb_read() 159 qemu_log_mask(LOG_GUEST_ERROR, in fsi_aspeed_apb2opb_write() 176 qemu_log_mask(LOG_GUEST_ERROR, in fsi_aspeed_apb2opb_write() 183 qemu_log_mask(LOG_GUEST_ERROR, in fsi_aspeed_apb2opb_write() 190 qemu_log_mask(LOG_GUEST_ERROR, in fsi_aspeed_apb2opb_write() 219 qemu_log_mask(LOG_GUEST_ERROR, in fsi_aspeed_apb2opb_write() 226 qemu_log_mask(LOG_GUEST_ERROR, in fsi_aspeed_apb2opb_write() 240 qemu_log_mask(LOG_GUEST_ERROR, "%s: OPB %s failed @%08x\n", in fsi_aspeed_apb2opb_write()
|
/openbmc/qemu/hw/ssi/ |
H A D | sifive_spi.c | 186 qemu_log_mask(LOG_GUEST_ERROR, "%s: bad read at address 0x%" in sifive_spi_read() 224 qemu_log_mask(LOG_GUEST_ERROR, "%s: bad write at addr=0x%" in sifive_spi_write() 233 qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid csid %d\n", in sifive_spi_write() 243 qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid csdef %x\n", in sifive_spi_write() 252 qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid csmode %x\n", in sifive_spi_write() 269 qemu_log_mask(LOG_GUEST_ERROR, in sifive_spi_write() 277 qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid watermark %d\n", in sifive_spi_write()
|
/openbmc/qemu/hw/net/ |
H A D | ftgmac100.c | 368 qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad address at offset %d\n", in do_phy_read() 413 qemu_log_mask(LOG_GUEST_ERROR, "%s: Bad address at offset %d\n", in do_phy_write() 445 qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid OP code %08x\n", in do_phy_new_ctl() 463 qemu_log_mask(LOG_GUEST_ERROR, "%s: no OP code %08x\n", in do_phy_ctl() 472 qemu_log_mask(LOG_GUEST_ERROR, "%s: failed to read descriptor @ 0x%" in ftgmac100_read_bd() 493 qemu_log_mask(LOG_GUEST_ERROR, "%s: failed to write descriptor @ 0x%" in ftgmac100_write_bd() 507 qemu_log_mask(LOG_GUEST_ERROR, in ftgmac100_insert_vlan() 515 qemu_log_mask(LOG_GUEST_ERROR, in ftgmac100_insert_vlan() 565 qemu_log_mask(LOG_GUEST_ERROR, "%s: invalid segment size\n", in ftgmac100_do_tx() 570 qemu_log_mask(LOG_GUEST_ERROR, "%s: frame too big : %d bytes\n", in ftgmac100_do_tx() [all …]
|
H A D | npcm7xx_emc.c | 215 qemu_log_mask(LOG_GUEST_ERROR, "%s: Failed to read descriptor @ 0x%" in emc_read_tx_desc() 236 qemu_log_mask(LOG_GUEST_ERROR, "%s: Failed to write descriptor @ 0x%" in emc_write_tx_desc() 247 qemu_log_mask(LOG_GUEST_ERROR, "%s: Failed to read descriptor @ 0x%" in emc_read_rx_desc() 268 qemu_log_mask(LOG_GUEST_ERROR, "%s: Failed to write descriptor @ 0x%" in emc_write_rx_desc() 383 qemu_log_mask(LOG_GUEST_ERROR, "%s: Failed to read packet @ 0x%x\n", in emc_try_send_next_packet() 504 qemu_log_mask(LOG_GUEST_ERROR, "%s: Unexpected packet\n", __func__); in emc_receive() 511 qemu_log_mask(LOG_GUEST_ERROR, "%s: Dropped frame of %u bytes\n", in emc_receive() 584 qemu_log_mask(LOG_GUEST_ERROR, "%s: Bus error writing packet\n", in emc_receive() 623 qemu_log_mask(LOG_GUEST_ERROR, in npcm7xx_emc_read() 640 qemu_log_mask(LOG_GUEST_ERROR, in npcm7xx_emc_read() [all …]
|
/openbmc/qemu/hw/display/ |
H A D | virtio-gpu-virgl.c | 108 qemu_log_mask(LOG_GUEST_ERROR, "%s: hostmem disabled\n", __func__); in virtio_gpu_virgl_map_resource_blob() 114 qemu_log_mask(LOG_GUEST_ERROR, "%s: failed to map virgl resource: %s\n", in virtio_gpu_virgl_map_resource_blob() 171 qemu_log_mask(LOG_GUEST_ERROR, in virtio_gpu_virgl_unmap_resource_blob() 204 qemu_log_mask(LOG_GUEST_ERROR, "%s: resource id 0 is not allowed\n", in virgl_cmd_create_resource_2d() 212 qemu_log_mask(LOG_GUEST_ERROR, "%s: resource already exists %d\n", in virgl_cmd_create_resource_2d() 252 qemu_log_mask(LOG_GUEST_ERROR, "%s: resource id 0 is not allowed\n", in virgl_cmd_create_resource_3d() 260 qemu_log_mask(LOG_GUEST_ERROR, "%s: resource already exists %d\n", in virgl_cmd_create_resource_3d() 302 qemu_log_mask(LOG_GUEST_ERROR, "%s: resource does not exist %d\n", in virgl_cmd_resource_unref() 342 qemu_log_mask(LOG_GUEST_ERROR, "%s: context_init disabled", in virgl_cmd_context_create() 410 qemu_log_mask(LOG_GUEST_ERROR, "%s: illegal scanout id specified %d", in virgl_cmd_set_scanout() [all …]
|
/openbmc/qemu/hw/pci-host/ |
H A D | pnv_phb3_msi.c | 26 qemu_log_mask(LOG_GUEST_ERROR, "Failed access to disable IVT BAR !"); in phb3_msi_ive_addr() 31 qemu_log_mask(LOG_GUEST_ERROR, "MSI out of bounds (%d vs 0x%"PRIx64")", in phb3_msi_ive_addr() 56 qemu_log_mask(LOG_GUEST_ERROR, "Failed to read IVE at 0x%" PRIx64, in phb3_msi_read_ive() 77 qemu_log_mask(LOG_GUEST_ERROR, in phb3_msi_set_p() 94 qemu_log_mask(LOG_GUEST_ERROR, in phb3_msi_set_q() 166 qemu_log_mask(LOG_GUEST_ERROR, "MSI %d out of bounds", src); in pnv_phb3_msi_send() 175 qemu_log_mask(LOG_GUEST_ERROR, in pnv_phb3_msi_send()
|
/openbmc/qemu/target/ppc/ |
H A D | timebase_helper.c | 362 qemu_log_mask(LOG_GUEST_ERROR, "TFMR error: MOVE_CHIP_TOD_TO_TB " in tb_state_machine_step() 411 qemu_log_mask(LOG_GUEST_ERROR, "TFMR error: LOAD_TOD_MOD and " in helper_store_tfmr() 435 qemu_log_mask(LOG_GUEST_ERROR, "TFMR error: mtspr TFMR in TB_ERROR" in helper_store_tfmr() 450 qemu_log_mask(LOG_GUEST_ERROR, "TFMR error: MOVE_CHIP_TOD_TO_TB " in helper_store_tfmr() 473 qemu_log_mask(LOG_GUEST_ERROR, "No DCR environment\n"); in helper_load_dcr() 484 qemu_log_mask(LOG_GUEST_ERROR, "DCR read error %d %03x\n", in helper_load_dcr() 497 qemu_log_mask(LOG_GUEST_ERROR, "No DCR environment\n"); in helper_store_dcr() 507 qemu_log_mask(LOG_GUEST_ERROR, "DCR write error %d %03x\n", in helper_store_dcr()
|
/openbmc/qemu/hw/block/ |
H A D | m25p80.c | 628 qemu_log_mask(LOG_GUEST_ERROR, "M25P80: die erase is not supported" in flash_erase() 640 qemu_log_mask(LOG_GUEST_ERROR, "M25P80: %d erase size not supported by" in flash_erase() 645 qemu_log_mask(LOG_GUEST_ERROR, "M25P80: erase with write protect!\n"); in flash_erase() 671 qemu_log_mask(LOG_GUEST_ERROR, "M25P80: write with write protect!\n"); in flash_write8() 682 qemu_log_mask(LOG_GUEST_ERROR, in flash_write8() 688 qemu_log_mask(LOG_GUEST_ERROR, in flash_write8() 868 qemu_log_mask(LOG_GUEST_ERROR, in complete_collecting_data() 872 qemu_log_mask(LOG_GUEST_ERROR, in complete_collecting_data() 1162 qemu_log_mask(LOG_GUEST_ERROR, in decode_new_cmd() 1192 qemu_log_mask(LOG_GUEST_ERROR, "M25P80: Cannot execute cmd %x in " in decode_new_cmd() [all …]
|