Home
last modified time | relevance | path

Searched refs:KS2_DDR3BPLLCTL1 (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-keystone/include/mach/
H A Dhardware.h182 #define KS2_DDR3BPLLCTL1 (KS2_DEVICE_STATE_CTRL_BASE + 0x36C) macro
/openbmc/u-boot/arch/arm/mach-keystone/
H A Dclock.c32 [DDR3B_PLL] = {KS2_DDR3BPLLCTL0, KS2_DDR3BPLLCTL1},