Searched refs:IMX6SL_CLK_PLL5 (Results 1 – 3 of 3) sorted by relevance
160 #define IMX6SL_CLK_PLL5 151 macro
164 #define IMX6SL_CLK_PLL5 151 macro
221 hws[IMX6SL_CLK_PLL5] = imx_clk_hw_pllv3(IMX_PLLV3_AV, "pll5", "osc", base + 0xa0, 0x7f); in imx6sl_clocks_init()238 clk_set_parent(hws[IMX6SL_PLL5_BYPASS]->clk, hws[IMX6SL_CLK_PLL5]->clk); in imx6sl_clocks_init()