Searched refs:IDR1 (Results 1 – 3 of 3) sorted by relevance
/openbmc/qemu/hw/arm/ |
H A D | smmuv3-internal.h | 63 REG32(IDR1, 0x4) 64 FIELD(IDR1, SIDSIZE, 0 , 6) 65 FIELD(IDR1, SSIDSIZE, 6 , 5) 66 FIELD(IDR1, PRIQS, 11, 5) 67 FIELD(IDR1, EVENTQS, 16, 5) 68 FIELD(IDR1, CMDQS, 21, 5) 69 FIELD(IDR1, ATTR_PERMS_OVR, 26, 1) 71 FIELD(IDR1, REL, 28, 1) 72 FIELD(IDR1, QUEUES_PRESET, 29, 1) 73 FIELD(IDR1, TABLES_PRESET, 30, 1) [all …]
|
H A D | smmuv3.c | 277 s->idr[1] = FIELD_DP32(s->idr[1], IDR1, SIDSIZE, SMMU_IDR1_SIDSIZE); in smmuv3_init_regs() 278 s->idr[1] = FIELD_DP32(s->idr[1], IDR1, EVENTQS, SMMU_EVENTQS); in smmuv3_init_regs() 279 s->idr[1] = FIELD_DP32(s->idr[1], IDR1, CMDQS, SMMU_CMDQS); in smmuv3_init_regs()
|
/openbmc/qemu/hw/misc/ |
H A D | aspeed_lpc.c | 34 #define IDR1 TO_REG(0x24) macro 82 .idr = IDR1, 118 .reg = IDR1, 324 case IDR1: in aspeed_lpc_read()
|