IDE_TIM_PRI (reference) in projects: openbmc

Home

Sort by last modified time | relevance | path

Searched refs:IDE_TIM_PRI (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/x86/cpu/ivybridge/
H A D	sata.c	`61 dm_pci_write_config16(dev, IDE_TIM_PRI, IDE_DECODE_ENABLE \| in bd82x6x_sata_init() 111 dm_pci_write_config16(dev, IDE_TIM_PRI, IDE_DECODE_ENABLE \| in bd82x6x_sata_init() 140 dm_pci_write_config16(dev, IDE_TIM_PRI, IDE_DECODE_ENABLE \| in bd82x6x_sata_init()`
/openbmc/u-boot/arch/x86/include/asm/
H A D	pch_common.h	`15 #define IDE_TIM_PRI 0x40 /* IDE timings, primary */ macro`
/openbmc/u-boot/arch/x86/cpu/broadwell/
H A D	sata.c	`51 dm_pci_write_config16(dev, IDE_TIM_PRI, IDE_DECODE_ENABLE); in broadwell_sata_init()`

Last Index Update: Wed Jul 03 03:04:16 CDT 2024