Home
last modified time | relevance | path

Searched refs:ICPU_TIMER_CTRL_TIMER_ENA (Results 1 – 5 of 5) sorted by relevance

/openbmc/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
H A Docelot_icpu_cfg.h76 #define ICPU_TIMER_CTRL_TIMER_ENA BIT(1) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/serval/
H A Dserval_icpu_cfg.h73 #define ICPU_TIMER_CTRL_TIMER_ENA BIT(1) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/jr2/
H A Djr2_icpu_cfg.h80 #define ICPU_TIMER_CTRL_TIMER_ENA BIT(1) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/servalt/
H A Dservalt_icpu_cfg.h78 #define ICPU_TIMER_CTRL_TIMER_ENA BIT(1) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/
H A Dddr.h396 writel(ICPU_TIMER_CTRL_ONE_SHOT_ENA | ICPU_TIMER_CTRL_TIMER_ENA, in sleep_100ns()