Home
last modified time | relevance | path

Searched refs:ICPU_TIMER_CTRL (Results 1 – 5 of 5) sorted by relevance

/openbmc/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
H A Docelot_icpu_cfg.h73 #define ICPU_TIMER_CTRL(x) (0x104 + 0x4 * (x)) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/serval/
H A Dserval_icpu_cfg.h68 #define ICPU_TIMER_CTRL(x) (0xfc + 0x4 * (x)) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/jr2/
H A Djr2_icpu_cfg.h75 #define ICPU_TIMER_CTRL(x) (0x124 + 0x4 * (x)) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/servalt/
H A Dservalt_icpu_cfg.h73 #define ICPU_TIMER_CTRL(x) (0x104 + 0x4 * (x)) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/
H A Dddr.h397 BASE_CFG + ICPU_TIMER_CTRL(0)); in sleep_100ns()