Home
last modified time | relevance | path

Searched refs:HW_SSCG_SYSTEM_PLL1_DIV_MASK (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dclock.h614 #define HW_SSCG_SYSTEM_PLL1_DIV_MASK 0x7 macro
/openbmc/u-boot/arch/arm/mach-imx/imx8m/
H A Dclock.c102 pllout_div_mask = HW_SSCG_SYSTEM_PLL1_DIV_MASK; in decode_sscg_pll()