Home
last modified time | relevance | path

Searched refs:HS1 (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dvector_internals.h181 #define OPIVV2(NAME, TD, T1, T2, TX1, TX2, HD, HS1, HS2, OP) \ argument
184 TX1 s1 = *((T1 *)vs1 + HS1(i)); \
H A Dvector_helper.c1292 #define GEN_VEXT_SHIFT_VV(NAME, TS1, TS2, HS1, HS2, OP, MASK) \ argument
1312 TS1 s1 = *((TS1 *)vs1 + HS1(i)); \
1314 *((TS1 *)vd + HS1(i)) = OP(s2, s1 & MASK); \
1890 #define OPIVV3(NAME, TD, T1, T2, TX1, TX2, HD, HS1, HS2, OP) \ argument
1893 TX1 s1 = *((T1 *)vs1 + HS1(i)); \
2141 #define OPIVV2_RM(NAME, TD, T1, T2, TX1, TX2, HD, HS1, HS2, OP) \ argument
2146 TX1 s1 = *((T1 *)vs1 + HS1(i)); \
3061 #define OPFVV2(NAME, TD, T1, T2, TX1, TX2, HD, HS1, HS2, OP) \ in RVVCALL() argument
3065 TX1 s1 = *((T1 *)vs1 + HS1(i)); \ in RVVCALL()
3342 #define OPFVV3(NAME, TD, T1, T2, TX1, TX2, HD, HS1, HS2, OP) \ in RVVCALL() argument
[all …]