Home
last modified time | relevance | path

Searched refs:GPIO45 (Results 1 – 24 of 24) sorted by relevance

/openbmc/linux/drivers/pinctrl/
H A Dpinctrl-falcon.c135 MFP_FALCON(GPIO45, SLIC, GPIO, PCM, ASC),
177 static const unsigned pins_slic[] = {GPIO43, GPIO44, GPIO45};
178 static const unsigned pins_pcm[] = {GPIO44, GPIO45};
179 static const unsigned pins_asc1[] = {GPIO44, GPIO45};
H A Dpinctrl-lantiq.h152 GPIO45, enumerator
H A Dpinctrl-xway.c463 MFP_XWAY(GPIO45, GPIO, MII, NONE, SIN),
676 MFP_XWAY(GPIO45, GPIO, MII, GPHY, SIN),
719 static const unsigned xrx200_pins_gphy1_led1[] = {GPIO45};
932 MFP_XWAY(GPIO45, NONE, NONE, NONE, NONE),
/openbmc/linux/arch/arm/boot/dts/broadcom/
H A Dbcm2837-rpi-cm3-io3.dts64 "GPIO45",
H A Dbcm2835-rpi-cm1-io1.dts64 "GPIO45",
H A Dbcm2835-rpi-zero.dts77 "", /* GPIO45 */
H A Dbcm2835-rpi-a-plus.dts73 "PWM1_OUT", /* GPIO45 */
H A Dbcm2835-rpi-b-plus.dts75 "PWM1_OUT", /* GPIO45 */
H A Dbcm2837-rpi-zero-2-w.dts87 "SCL0", /* GPIO45 */
H A Dbcm2835-rpi-zero-w.dts89 "BT_ON", /* GPIO45 */
/openbmc/linux/arch/arm/mach-pxa/
H A Dmfp-pxa27x.h161 #define GPIO45_BTUART_RTS MFP_CFG_OUT(GPIO45, AF2, DRIVE_HIGH)
162 #define GPIO45_BTUART_RTS_LPM_LOW MFP_CFG_OUT(GPIO45, AF2, DRIVE_LOW)
193 #define GPIO45_AC97_SYSCLK MFP_CFG_OUT(GPIO45, AF1, DRIVE_LOW)
254 #define GPIO45_SSP3_SYSCLK MFP_CFG_OUT(GPIO45, AF3, DRIVE_LOW)
379 #define GPIO45_CIF_PCLK MFP_CFG_IN(GPIO45, AF3)
H A Dmfp-pxa25x.h71 #define GPIO45_BTUART_RTS MFP_CFG_OUT(GPIO45, AF2, DRIVE_HIGH)
81 #define GPIO45_HWUART_RTS MFP_CFG_OUT(GPIO45, AF3, DRIVE_HIGH)
H A Dmfp-pxa2xx.h99 #define GPIO45_GPIO MFP_CFG_IN(GPIO45, AF0)
H A Dmfp-pxa320.h301 #define GPIO45_UART1_DTR MFP_CFG_LPM(GPIO45, AF4, FLOAT)
302 #define GPIO45_UART1_DSR MFP_CFG_LPM(GPIO45, AF2, FLOAT)
376 #define GPIO45_U2D_PHYDATA_4 MFP_CFG(GPIO45, AF3)
H A Dmfp-pxa3xx.h57 #define GPIO45_GPIO MFP_CFG(GPIO45, AF0)
H A Dmfp-pxa300.h67 #define GPIO45_CI_DD_6 MFP_CFG_DRV(GPIO45, AF1, DS04X)
525 #define GPIO45_UTM_PHYDATA_6 MFP_CFG(GPIO45, AF3)
/openbmc/u-boot/arch/arm/dts/
H A Dbcm2835-rpi-a-plus.dts79 "PWM1_OUT", /* GPIO45 */
H A Dbcm2835-rpi-b-plus.dts81 "PWM1_OUT", /* GPIO45 */
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dste,abx500.txt215 pins = "GPIO45";
H A Dmediatek,mt6795-pinctrl.yaml78 /* GPIO45 set as multifunction SDA0 */
H A Dnuvoton,npcm7xx-pinctrl.txt56 "GPIO45/nDCD1/JTDO2", "GPIO46/nDSR1/JTCK2", "GPIO47/nRI1/JCP_RDY2",
/openbmc/linux/arch/arm64/boot/dts/bitmain/
H A Dbm1880-sophon-edge.dts107 "[CPU_RX]", /* GPIO45 */
/openbmc/linux/arch/arm/boot/dts/ti/keystone/
H A Dkeystone-k2l.dtsi238 * GPIO_EMIFA_SEL[13]: 0-EMIFA15, 1-GPIO45
/openbmc/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h1362 #define GPIO45 0x40e10448 macro
1558 #define GPIO45 0x40e10454 macro