Searched refs:G4X_WM_LEVEL_HPLL (Results 1 – 2 of 2) sorted by relevance
826 dev_priv->display.wm.pri_latency[G4X_WM_LEVEL_HPLL] = 35; in g4x_setup_wm_latency()828 dev_priv->display.wm.num_levels = G4X_WM_LEVEL_HPLL + 1; in g4x_setup_wm_latency()865 case G4X_WM_LEVEL_HPLL: in g4x_fbc_fifo_size()1035 crtc_state->wm.g4x.raw[G4X_WM_LEVEL_HPLL].fbc); in g4x_raw_plane_wm_compute()1080 if (level <= G4X_WM_LEVEL_HPLL) { in g4x_invalidate_wms()1098 if (level >= G4X_WM_LEVEL_HPLL && in g4x_compute_fbc_en()1099 wm_state->hpll.fbc > g4x_fbc_fifo_size(G4X_WM_LEVEL_HPLL)) in g4x_compute_fbc_en()1133 level = G4X_WM_LEVEL_HPLL; in _g4x_compute_pipe_wm()1252 g4x_plane_fifo_size(PLANE_PRIMARY, G4X_WM_LEVEL_HPLL) || in g4x_compute_intermediate_wm()3644 max_level = G4X_WM_LEVEL_HPLL; in g4x_wm_get_hw_state()[all …]
893 G4X_WM_LEVEL_HPLL, enumerator