Home
last modified time | relevance | path

Searched refs:FSL_SRDSCR2_OFFS (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/powerpc/cpu/mpc83xx/
H A Dserdes.c27 #define FSL_SRDSCR2_OFFS 0x8 macro
60 tmp = in_be32(regs + FSL_SRDSCR2_OFFS); in fsl_setup_serdes()
62 out_be32(regs + FSL_SRDSCR2_OFFS, tmp); in fsl_setup_serdes()
87 tmp = in_be32(regs + FSL_SRDSCR2_OFFS); in fsl_setup_serdes()
90 out_be32(regs + FSL_SRDSCR2_OFFS, tmp); in fsl_setup_serdes()
110 tmp = in_be32(regs + FSL_SRDSCR2_OFFS); in fsl_setup_serdes()
113 out_be32(regs + FSL_SRDSCR2_OFFS, tmp); in fsl_setup_serdes()
132 tmp = in_be32(regs + FSL_SRDSCR2_OFFS); in fsl_setup_serdes()
135 out_be32(regs + FSL_SRDSCR2_OFFS, tmp); in fsl_setup_serdes()
/openbmc/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dmpc8536_serdes.c35 #define FSL_SRDSCR2_OFFS 0x8 macro
127 tmp = in_be32(sd + FSL_SRDSCR2_OFFS); in fsl_serdes_init()
132 out_be32(sd + FSL_SRDSCR2_OFFS, tmp); in fsl_serdes_init()
153 tmp = in_be32(sd + FSL_SRDSCR2_OFFS); in fsl_serdes_init()
156 out_be32(sd + FSL_SRDSCR2_OFFS, tmp); in fsl_serdes_init()
177 tmp = in_be32(sd + FSL_SRDSCR2_OFFS); in fsl_serdes_init()
182 out_be32(sd + FSL_SRDSCR2_OFFS, tmp); in fsl_serdes_init()
203 tmp = in_be32(sd + FSL_SRDSCR2_OFFS); in fsl_serdes_init()
206 out_be32(sd + FSL_SRDSCR2_OFFS, tmp); in fsl_serdes_init()