Home
last modified time | relevance | path

Searched refs:FSL_SRDSCR0_TXEQE_MASK (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/powerpc/cpu/mpc85xx/
H A Dmpc8536_serdes.c23 #define FSL_SRDSCR0_TXEQE_MASK 0x00000700 macro
118 tmp &= ~FSL_SRDSCR0_TXEQE_MASK; in fsl_serdes_init()
168 tmp &= ~FSL_SRDSCR0_TXEQE_MASK; in fsl_serdes_init()
/openbmc/u-boot/arch/powerpc/cpu/mpc83xx/
H A Dserdes.c23 #define FSL_SRDSCR0_TXEQE_MASK 0x00000700 macro
78 FSL_SRDSCR0_TXEQA_MASK | FSL_SRDSCR0_TXEQE_MASK, in fsl_setup_serdes()