Home
last modified time | relevance | path

Searched refs:FIELD_PREP (Results 1 – 25 of 782) sorted by relevance

12345678910>>...32

/openbmc/linux/drivers/accel/habanalabs/include/gaudi/
H A Dgaudi_masks.h15 (FIELD_PREP(DMA0_QM_GLBL_CFG0_PQF_EN_MASK, 0xF)) | \
16 (FIELD_PREP(DMA0_QM_GLBL_CFG0_CQF_EN_MASK, 0xF)) | \
17 (FIELD_PREP(DMA0_QM_GLBL_CFG0_CP_EN_MASK, 0xF)))
20 (FIELD_PREP(DMA0_QM_GLBL_PROT_PQF_MASK, 0xF)) | \
21 (FIELD_PREP(DMA0_QM_GLBL_PROT_CQF_MASK, 0xF)) | \
22 (FIELD_PREP(DMA0_QM_GLBL_PROT_CP_MASK, 0xF)) | \
23 (FIELD_PREP(DMA0_QM_GLBL_PROT_ERR_MASK, 0x1)))
26 (FIELD_PREP(DMA0_QM_GLBL_PROT_PQF_MASK, 0xF)) | \
27 (FIELD_PREP(DMA0_QM_GLBL_PROT_ERR_MASK, 0x1)))
53 (FIELD_PREP(DMA0_QM_CGM_CFG_EN_MASK, 0x1)))
[all …]
/openbmc/linux/drivers/iio/adc/
H A Dstm32-dfsdm.h115 #define DFSDM_CR1_DFEN(v) FIELD_PREP(DFSDM_CR1_DFEN_MASK, v)
137 #define DFSDM_CR1_RCH(v) FIELD_PREP(DFSDM_CR1_RCH_MASK, v)
139 #define DFSDM_CR1_FAST(v) FIELD_PREP(DFSDM_CR1_FAST_MASK, v)
145 #define DFSDM_CR2_IE(v) FIELD_PREP(DFSDM_CR2_IE_MASK, v)
161 #define DFSDM_CR2_EXCH(v) FIELD_PREP(DFSDM_CR2_EXCH_MASK, v)
175 #define DFSDM_ISR_AWDF(v) FIELD_PREP(DFSDM_ISR_AWDF_MASK, v)
177 #define DFSDM_ISR_JCIP(v) FIELD_PREP(DFSDM_ISR_JCIP_MASK, v)
179 #define DFSDM_ISR_RCIP(v) FIELD_PREP(DFSDM_ISR_RCIP, v)
183 #define DFSDM_ISR_SCDF(v) FIELD_PREP(DFSDM_ISR_SCDF_MASK, v)
203 #define DFSDM_FCR_IOSR(v) FIELD_PREP(DFSDM_FCR_IOSR_MASK, v)
[all …]
/openbmc/linux/drivers/phy/microchip/
H A Dsparx5_serdes_regs.h42 FIELD_PREP(SD10G_LANE_LANE_01_CFG_RXDET_EN, x)
57 FIELD_PREP(SD10G_LANE_LANE_02_CFG_EN_ADV, x)
63 FIELD_PREP(SD10G_LANE_LANE_02_CFG_EN_MAIN, x)
69 FIELD_PREP(SD10G_LANE_LANE_02_CFG_EN_DLY, x)
942 FIELD_PREP(SD10G_LANE_LANE_DF_LOL, x)
2094 FIELD_PREP(SD6G_LANE_LANE_DF_LOL, x)
2170 FIELD_PREP(SD_CMU_CMU_06_CFG_DCLOL, x)
2255 FIELD_PREP(SD_CMU_CMU_09_CFG_SW_8G, x)
2375 FIELD_PREP(SD_CMU_CMU_45_RESERVED, x)
2553 FIELD_PREP(SD_LANE_MISC_RX_ENA, x)
[all …]
H A Dlan966x_serdes_regs.h22 FIELD_PREP(HSIO_SD_CFG_PHY_RESET, x)
28 FIELD_PREP(HSIO_SD_CFG_TX_RESET, x)
34 FIELD_PREP(HSIO_SD_CFG_TX_RATE, x)
40 FIELD_PREP(HSIO_SD_CFG_TX_INVERT, x)
46 FIELD_PREP(HSIO_SD_CFG_TX_EN, x)
52 FIELD_PREP(HSIO_SD_CFG_TX_DATA_EN, x)
58 FIELD_PREP(HSIO_SD_CFG_TX_CM_EN, x)
76 FIELD_PREP(HSIO_SD_CFG_RX_RESET, x)
82 FIELD_PREP(HSIO_SD_CFG_RX_RATE, x)
88 FIELD_PREP(HSIO_SD_CFG_RX_PLL_EN, x)
[all …]
/openbmc/linux/drivers/tty/serial/
H A Datmel_serial.h58 #define ATMEL_US_CHRL_5 FIELD_PREP(ATMEL_US_CHRL, 0)
59 #define ATMEL_US_CHRL_6 FIELD_PREP(ATMEL_US_CHRL, 1)
60 #define ATMEL_US_CHRL_7 FIELD_PREP(ATMEL_US_CHRL, 2)
61 #define ATMEL_US_CHRL_8 FIELD_PREP(ATMEL_US_CHRL, 3)
64 #define ATMEL_US_PAR_EVEN FIELD_PREP(ATMEL_US_PAR, 0)
65 #define ATMEL_US_PAR_ODD FIELD_PREP(ATMEL_US_PAR, 1)
66 #define ATMEL_US_PAR_SPACE FIELD_PREP(ATMEL_US_PAR, 2)
67 #define ATMEL_US_PAR_MARK FIELD_PREP(ATMEL_US_PAR, 3)
68 #define ATMEL_US_PAR_NONE FIELD_PREP(ATMEL_US_PAR, 4)
71 #define ATMEL_US_NBSTOP_1 FIELD_PREP(ATMEL_US_NBSTOP, 0)
[all …]
/openbmc/linux/drivers/net/ethernet/microchip/sparx5/
H A Dsparx5_main_regs.h66 FIELD_PREP(ANA_AC_RAM_INIT_RAM_INIT, x)
156 FIELD_PREP(ANA_AC_TSN_SF_PORT_NUM, x)
4228 FIELD_PREP(FDMA_CH_CFG_CH_MEM, x)
4416 FIELD_PREP(FDMA_CTRL_NRESET, x)
4426 FIELD_PREP(GCB_CHIP_ID_REV_ID, x)
4438 FIELD_PREP(GCB_CHIP_ID_MFG_ID, x)
4444 FIELD_PREP(GCB_CHIP_ID_ONE, x)
6314 FIELD_PREP(QS_INJ_CTRL_ABORT, x)
6320 FIELD_PREP(QS_INJ_CTRL_EOF, x)
6326 FIELD_PREP(QS_INJ_CTRL_SOF, x)
[all …]
/openbmc/linux/drivers/net/ethernet/microchip/lan966x/
H A Dlan966x_regs.h63 FIELD_PREP(ANA_ADVLEARN_VLAN_CHK, x)
75 FIELD_PREP(ANA_ANAINTR_INTR, x)
81 FIELD_PREP(ANA_ANAINTR_INTR_ENA, x)
90 FIELD_PREP(ANA_AUTOAGE_AGE_PERIOD, x)
165 FIELD_PREP(ANA_PGID_PGID, x)
201 FIELD_PREP(ANA_MACACCESS_VALID, x)
228 FIELD_PREP(ANA_MACTINDX_BUCKET, x)
369 FIELD_PREP(ANA_VCAP_CFG_S1_ENA, x)
1068 FIELD_PREP(PTP_DOM_CFG_ENA, x)
1240 FIELD_PREP(QS_INJ_CTRL_EOF, x)
[all …]
/openbmc/linux/drivers/infiniband/hw/irdma/
H A Duda.c31 qw1 = FIELD_PREP(IRDMA_UDA_CQPSQ_MAV_PDINDEXLO, info->pd_idx) | in irdma_sc_access_ah()
32 FIELD_PREP(IRDMA_UDA_CQPSQ_MAV_TC, info->tc_tos) | in irdma_sc_access_ah()
33 FIELD_PREP(IRDMA_UDAQPC_VLANTAG, info->vlan_tag); in irdma_sc_access_ah()
37 FIELD_PREP(IRDMA_UDA_CQPSQ_MAV_HOPLIMIT, info->hop_ttl) | in irdma_sc_access_ah()
69 FIELD_PREP(IRDMA_UDA_CQPSQ_MAV_WQEVALID, cqp->polarity) | in irdma_sc_access_ah()
70 FIELD_PREP(IRDMA_UDA_CQPSQ_MAV_OPCODE, op) | in irdma_sc_access_ah()
71 FIELD_PREP(IRDMA_UDA_CQPSQ_MAV_DOLOOPBACKK, info->do_lpbk) | in irdma_sc_access_ah()
72 FIELD_PREP(IRDMA_UDA_CQPSQ_MAV_IPV4VALID, info->ipv4_valid) | in irdma_sc_access_ah()
73 FIELD_PREP(IRDMA_UDA_CQPSQ_MAV_AVIDX, info->ah_idx) | in irdma_sc_access_ah()
158 FIELD_PREP(IRDMA_UDA_CQPSQ_MG_OPCODE, op) | in irdma_access_mcast_grp()
[all …]
H A Dctrl.c352 FIELD_PREP(IRDMA_CQPSQ_QHASH_OPCODE, in irdma_sc_manage_qhash_table_entry()
678 FIELD_PREP(IRDMAQPC_TTL, udp->ttl) | FIELD_PREP(IRDMAQPC_TOS, udp->tos) | in irdma_sc_qp_setctx_roce()
771 hdr = FIELD_PREP(IRDMA_CQPSQ_OPCODE, in irdma_sc_alloc_local_mac_entry()
809 FIELD_PREP(IRDMA_CQPSQ_OPCODE, in irdma_sc_add_local_mac_entry()
844 FIELD_PREP(IRDMA_CQPSQ_OPCODE, in irdma_sc_del_local_mac_entry()
932 FIELD_PREP(IRDMAQPC_RTOMIN, iw->rtomin); in irdma_sc_qp_setctx()
2248 FIELD_PREP(IRDMA_CQPSQ_FWQE_RQMJERR, in irdma_sc_qp_flush_wqes()
2253 FIELD_PREP(IRDMA_CQPSQ_FWQE_SQMJERR, in irdma_sc_qp_flush_wqes()
3171 FIELD_PREP(IRDMA_CQPHC_PROTOCOL_USED, in irdma_sc_cqp_create()
3476 FIELD_PREP(IRDMA_CQPSQ_OPCODE, in irdma_sc_manage_hmc_pm_func_table()
[all …]
H A Duk.c20 FIELD_PREP(IRDMAQPSQ_FRAG_TO, sge->addr)); in irdma_set_fragment()
22 FIELD_PREP(IRDMAQPSQ_VALID, valid) | in irdma_set_fragment()
23 FIELD_PREP(IRDMAQPSQ_FRAG_LEN, sge->length) | in irdma_set_fragment()
24 FIELD_PREP(IRDMAQPSQ_FRAG_STAG, sge->lkey)); in irdma_set_fragment()
28 FIELD_PREP(IRDMAQPSQ_VALID, valid)); in irdma_set_fragment()
44 FIELD_PREP(IRDMAQPSQ_FRAG_TO, sge->addr)); in irdma_set_fragment_gen_1()
78 FIELD_PREP(IRDMAQPSQ_SIGCOMPL, signaled) | in irdma_nop_1()
384 FIELD_PREP(IRDMAQPSQ_OPCODE, in irdma_uk_rdma_read()
474 FIELD_PREP(IRDMAQPSQ_IMMDATAFLAG, in irdma_uk_send()
692 FIELD_PREP(IRDMAQPSQ_INLINEDATAFLAG, 1) | in irdma_uk_inline_rdma_write()
[all …]
/openbmc/linux/drivers/net/wireless/ath/ath11k/
H A Dhal_tx.c43 FIELD_PREP(BUFFER_ADDR_INFO0_ADDR, ti->paddr); in ath11k_hal_tx_cmd_desc_setup()
45 FIELD_PREP(BUFFER_ADDR_INFO1_ADDR, in ath11k_hal_tx_cmd_desc_setup()
54 FIELD_PREP(HAL_TCL_DATA_CMD_INFO0_ENCRYPT_TYPE, in ath11k_hal_tx_cmd_desc_setup()
56 FIELD_PREP(HAL_TCL_DATA_CMD_INFO0_SEARCH_TYPE, in ath11k_hal_tx_cmd_desc_setup()
58 FIELD_PREP(HAL_TCL_DATA_CMD_INFO0_ADDR_EN, in ath11k_hal_tx_cmd_desc_setup()
60 FIELD_PREP(HAL_TCL_DATA_CMD_INFO0_CMD_NUM, in ath11k_hal_tx_cmd_desc_setup()
108 FIELD_PREP(HAL_TCL1_RING_FIELD_DSCP_TID_MAP1, in ath11k_hal_tx_set_dscp_tid_map()
110 FIELD_PREP(HAL_TCL1_RING_FIELD_DSCP_TID_MAP2, in ath11k_hal_tx_set_dscp_tid_map()
112 FIELD_PREP(HAL_TCL1_RING_FIELD_DSCP_TID_MAP3, in ath11k_hal_tx_set_dscp_tid_map()
114 FIELD_PREP(HAL_TCL1_RING_FIELD_DSCP_TID_MAP4, in ath11k_hal_tx_set_dscp_tid_map()
[all …]
H A Dhal_rx.c30 FIELD_PREP(HAL_TLV_HDR_LEN, sizeof(*desc)); in ath11k_hal_reo_cmd_queue_stats()
62 FIELD_PREP(HAL_TLV_HDR_LEN, sizeof(*desc)); in ath11k_hal_reo_cmd_flush_cache()
100 FIELD_PREP(HAL_TLV_HDR_LEN, sizeof(*desc)); in ath11k_hal_reo_cmd_update_rx_queue()
123 FIELD_PREP(HAL_REO_UPD_RX_QUEUE_INFO0_UPD_AC, in ath11k_hal_reo_cmd_update_rx_queue()
155 FIELD_PREP(HAL_REO_UPD_RX_QUEUE_INFO0_UPD_PN, in ath11k_hal_reo_cmd_update_rx_queue()
161 FIELD_PREP(HAL_REO_UPD_RX_QUEUE_INFO1_VLD, in ath11k_hal_reo_cmd_update_rx_queue()
169 FIELD_PREP(HAL_REO_UPD_RX_QUEUE_INFO1_AC, in ath11k_hal_reo_cmd_update_rx_queue()
171 FIELD_PREP(HAL_REO_UPD_RX_QUEUE_INFO1_BAR, in ath11k_hal_reo_cmd_update_rx_queue()
175 FIELD_PREP(HAL_REO_UPD_RX_QUEUE_INFO1_RETRY, in ath11k_hal_reo_cmd_update_rx_queue()
207 FIELD_PREP(HAL_REO_UPD_RX_QUEUE_INFO2_SVLD, in ath11k_hal_reo_cmd_update_rx_queue()
[all …]
/openbmc/linux/drivers/phy/amlogic/
H A Dphy-meson-g12a-usb2.c193 FIELD_PREP(PHY_CTRL_R16_MPLL_M, 20) | in phy_meson_g12a_usb2_init()
194 FIELD_PREP(PHY_CTRL_R16_MPLL_N, 1) | in phy_meson_g12a_usb2_init()
209 FIELD_PREP(PHY_CTRL_R18_MPLL_LK_W, 9) | in phy_meson_g12a_usb2_init()
210 FIELD_PREP(PHY_CTRL_R18_MPLL_LK_S, 0x27) | in phy_meson_g12a_usb2_init()
211 FIELD_PREP(PHY_CTRL_R18_MPLL_PFD_GAIN, 1) | in phy_meson_g12a_usb2_init()
212 FIELD_PREP(PHY_CTRL_R18_MPLL_ROU, 7) | in phy_meson_g12a_usb2_init()
215 FIELD_PREP(PHY_CTRL_R18_MPLL_BB_MODE, 0) | in phy_meson_g12a_usb2_init()
216 FIELD_PREP(PHY_CTRL_R18_MPLL_ALPHA, 3) | in phy_meson_g12a_usb2_init()
217 FIELD_PREP(PHY_CTRL_R18_MPLL_ADJ_LDO, 1) | in phy_meson_g12a_usb2_init()
229 FIELD_PREP(PHY_CTRL_R16_MPLL_M, 20) | in phy_meson_g12a_usb2_init()
[all …]
/openbmc/linux/drivers/crypto/ccree/
H A Dcc_hw_queue_defs.h245 FIELD_PREP(WORD1_DIN_SIZE, size) | in set_din_type()
246 FIELD_PREP(WORD1_NS_BIT, axi_sec); in set_din_type()
292 FIELD_PREP(WORD1_DIN_DMA_MODE, DMA_SRAM); in set_din_sram()
306 FIELD_PREP(WORD1_DIN_DMA_MODE, DMA_SRAM) | in set_din_const()
307 FIELD_PREP(WORD1_DIN_SIZE, size); in set_din_const()
338 FIELD_PREP(WORD3_DOUT_SIZE, size) | in set_dout_type()
339 FIELD_PREP(WORD3_NS_BIT, axi_sec); in set_dout_type()
450 FIELD_PREP(WORD3_DOUT_SIZE, size); in set_dout_sram()
548 pdesc->word[4] |= FIELD_PREP(WORD4_CIPHER_DO, in set_hw_crypto_key()
550 FIELD_PREP(WORD4_CIPHER_CONF2, in set_hw_crypto_key()
[all …]
/openbmc/linux/drivers/i3c/master/mipi-i3c-hci/
H A Dcmd_v1.c23 #define CMD_0_ATTR_A FIELD_PREP(CMD_0_ATTR, 0x2)
29 #define CMD_A0_CMD(v) FIELD_PREP(W0_MASK(14, 7), v)
30 #define CMD_A0_TID(v) FIELD_PREP(W0_MASK( 6, 3), v)
36 #define CMD_0_ATTR_I FIELD_PREP(CMD_0_ATTR, 0x1)
46 #define CMD_I0_MODE(v) FIELD_PREP(W0_MASK(28, 26), v)
47 #define CMD_I0_DTT(v) FIELD_PREP(W0_MASK(25, 23), v)
50 #define CMD_I0_CMD(v) FIELD_PREP(W0_MASK(14, 7), v)
51 #define CMD_I0_TID(v) FIELD_PREP(W0_MASK( 6, 3), v)
57 #define CMD_0_ATTR_R FIELD_PREP(CMD_0_ATTR, 0x0)
75 #define CMD_0_ATTR_C FIELD_PREP(CMD_0_ATTR, 0x3)
[all …]
H A Dcmd_v2.c24 #define CMD_0_ATTR_U FIELD_PREP(CMD_0_ATTR, 0x4)
27 #define CMD_U3_IDB4(v) FIELD_PREP(W3_MASK(103, 96), v)
28 #define CMD_U3_HDR_CMD(v) FIELD_PREP(W3_MASK(103, 96), v)
29 #define CMD_U2_IDB3(v) FIELD_PREP(W2_MASK( 95, 88), v)
30 #define CMD_U2_HDR_BT(v) FIELD_PREP(W2_MASK( 95, 88), v)
31 #define CMD_U2_IDB2(v) FIELD_PREP(W2_MASK( 87, 80), v)
33 #define CMD_U2_IDB1(v) FIELD_PREP(W2_MASK( 79, 72), v)
35 #define CMD_U2_IDB0(v) FIELD_PREP(W2_MASK( 71, 64), v)
50 #define CMD_U0_TID(v) FIELD_PREP(W0_MASK( 6, 3), v)
56 #define CMD_0_ATTR_A FIELD_PREP(CMD_0_ATTR, 0x2)
[all …]
/openbmc/linux/drivers/net/ethernet/stmicro/stmmac/
H A Ddwmac-mediatek.c367 rmii_delay_val |= FIELD_PREP(MT8195_DLY_RMII_TXC_ENABLE, in mt8195_set_delay()
369 rmii_delay_val |= FIELD_PREP(MT8195_DLY_RMII_TXC_STAGES, in mt8195_set_delay()
371 rmii_delay_val |= FIELD_PREP(MT8195_DLY_RMII_TXC_INV, in mt8195_set_delay()
374 rmii_delay_val |= FIELD_PREP(MT8195_DLY_RMII_RXC_ENABLE, in mt8195_set_delay()
378 rmii_delay_val |= FIELD_PREP(MT8195_DLY_RMII_RXC_INV, in mt8195_set_delay()
392 delay_val |= FIELD_PREP(MT8195_DLY_RXC_ENABLE, in mt8195_set_delay()
394 delay_val |= FIELD_PREP(MT8195_DLY_RXC_STAGES, in mt8195_set_delay()
396 delay_val |= FIELD_PREP(MT8195_DLY_RXC_INV, in mt8195_set_delay()
403 delay_val |= FIELD_PREP(MT8195_DLY_TXC_ENABLE, in mt8195_set_delay()
405 delay_val |= FIELD_PREP(MT8195_DLY_TXC_STAGES, in mt8195_set_delay()
[all …]
/openbmc/linux/drivers/net/wireless/mediatek/mt76/mt76x2/
H A Dusb_phy.c64 [0] = FIELD_PREP(MT_EXT_CCA_CFG_CCA0, 0) | in mt76x2u_phy_set_channel()
65 FIELD_PREP(MT_EXT_CCA_CFG_CCA1, 1) | in mt76x2u_phy_set_channel()
66 FIELD_PREP(MT_EXT_CCA_CFG_CCA2, 2) | in mt76x2u_phy_set_channel()
67 FIELD_PREP(MT_EXT_CCA_CFG_CCA3, 3) | in mt76x2u_phy_set_channel()
69 [1] = FIELD_PREP(MT_EXT_CCA_CFG_CCA0, 1) | in mt76x2u_phy_set_channel()
70 FIELD_PREP(MT_EXT_CCA_CFG_CCA1, 0) | in mt76x2u_phy_set_channel()
71 FIELD_PREP(MT_EXT_CCA_CFG_CCA2, 2) | in mt76x2u_phy_set_channel()
72 FIELD_PREP(MT_EXT_CCA_CFG_CCA3, 3) | in mt76x2u_phy_set_channel()
74 [2] = FIELD_PREP(MT_EXT_CCA_CFG_CCA0, 2) | in mt76x2u_phy_set_channel()
75 FIELD_PREP(MT_EXT_CCA_CFG_CCA1, 3) | in mt76x2u_phy_set_channel()
[all …]
/openbmc/linux/drivers/gpu/drm/meson/
H A Dmeson_overlay.c37 #define CANVAS_ADDR2(addr) FIELD_PREP(GENMASK(23, 16), addr)
38 #define CANVAS_ADDR1(addr) FIELD_PREP(GENMASK(15, 8), addr)
39 #define CANVAS_ADDR0(addr) FIELD_PREP(GENMASK(7, 0), addr)
42 #define VD_X_START(value) FIELD_PREP(GENMASK(14, 0), value)
43 #define VD_X_END(value) FIELD_PREP(GENMASK(30, 16), value)
46 #define VD_Y_START(value) FIELD_PREP(GENMASK(12, 0), value)
47 #define VD_Y_END(value) FIELD_PREP(GENMASK(28, 16), value)
61 #define VD_H_END(value) FIELD_PREP(GENMASK(11, 0), value)
62 #define VD_H_START(value) FIELD_PREP(GENMASK(27, 16), \
66 #define VD_V_END(value) FIELD_PREP(GENMASK(11, 0), value)
[all …]
/openbmc/linux/drivers/bus/mhi/
H A Dcommon.h127 FIELD_PREP(GENMASK(23, 16), \
134 FIELD_PREP(GENMASK(23, 16), \
141 FIELD_PREP(GENMASK(23, 16), \
151 FIELD_PREP(GENMASK(15, 0), len))
153 FIELD_PREP(GENMASK(23, 16), type))
175 #define MHI_EE_EV_DWORD0(ee) cpu_to_le32(FIELD_PREP(GENMASK(31, 24), ee))
190 FIELD_PREP(BIT(10), bei) | \
191 FIELD_PREP(BIT(9), ieot) | \
192 FIELD_PREP(BIT(8), ieob) | \
193 FIELD_PREP(BIT(0), chain))
[all …]
/openbmc/linux/drivers/net/wireless/mediatek/mt76/mt7603/
H A Dinit.c60 FIELD_PREP(MT_PSE_FRP_P0, 7) | in mt7603_dma_sched_init()
61 FIELD_PREP(MT_PSE_FRP_P1, 6) | in mt7603_dma_sched_init()
62 FIELD_PREP(MT_PSE_FRP_P2_RQ2, 4)); in mt7603_dma_sched_init()
152 FIELD_PREP(MT_AGG_LIMIT_AC(0), 24) | in mt7603_mac_init()
153 FIELD_PREP(MT_AGG_LIMIT_AC(1), 24) | in mt7603_mac_init()
154 FIELD_PREP(MT_AGG_LIMIT_AC(2), 24) | in mt7603_mac_init()
155 FIELD_PREP(MT_AGG_LIMIT_AC(3), 24)); in mt7603_mac_init()
158 FIELD_PREP(MT_AGG_LIMIT_AC(0), 24) | in mt7603_mac_init()
159 FIELD_PREP(MT_AGG_LIMIT_AC(1), 24) | in mt7603_mac_init()
160 FIELD_PREP(MT_AGG_LIMIT_AC(2), 24) | in mt7603_mac_init()
[all …]
/openbmc/linux/drivers/media/platform/allegro-dvt/
H A Dallegro-mail.c99 FIELD_PREP(GENMASK(15, 0), param->width); in allegro_encode_config_blob()
108 dst[i++] = FIELD_PREP(GENMASK(31, 24), codec) | in allegro_encode_config_blob()
110 FIELD_PREP(GENMASK(7, 0), param->profile); in allegro_encode_config_blob()
112 FIELD_PREP(GENMASK(15, 0), param->level); in allegro_encode_config_blob()
146 FIELD_PREP(GENMASK(7, 0), param->tc_offset); in allegro_encode_config_blob()
178 FIELD_PREP(GENMASK(15, 0), param->max_qp); in allegro_encode_config_blob()
180 FIELD_PREP(GENMASK(15, 0), param->pb_delta); in allegro_encode_config_blob()
191 FIELD_PREP(GENMASK(15, 0), param->max_psnr); in allegro_encode_config_blob()
203 FIELD_PREP(GENMASK(23, 16), param->num_b) | in allegro_encode_config_blob()
328 FIELD_PREP(GENMASK(15, 0), msg->pps_qp); in allegro_enc_encode_frame()
[all …]
/openbmc/linux/drivers/phy/starfive/
H A Dphy-jh7110-dphy-rx.c83 writel(FIELD_PREP(STF_DPHY_ENABLE_CLK, 1) | in stf_dphy_configure()
84 FIELD_PREP(STF_DPHY_ENABLE_CLK1, 1) | in stf_dphy_configure()
85 FIELD_PREP(STF_DPHY_ENABLE_LAN0, 1) | in stf_dphy_configure()
86 FIELD_PREP(STF_DPHY_ENABLE_LAN1, 1) | in stf_dphy_configure()
87 FIELD_PREP(STF_DPHY_ENABLE_LAN2, 1) | in stf_dphy_configure()
88 FIELD_PREP(STF_DPHY_ENABLE_LAN3, 1) | in stf_dphy_configure()
97 FIELD_PREP(STF_DPHY_PRECOUNTER_IN_CLK, 8), in stf_dphy_configure()
100 writel(FIELD_PREP(STF_DPHY_PRECOUNTER_IN_CLK1, 8) | in stf_dphy_configure()
101 FIELD_PREP(STF_DPHY_PRECOUNTER_IN_LAN0, 7) | in stf_dphy_configure()
103 FIELD_PREP(STF_DPHY_PRECOUNTER_IN_LAN2, 7), in stf_dphy_configure()
[all …]
/openbmc/linux/drivers/fpga/
H A Ddfl-n3000-nios.c104 (FIELD_PREP(N3000_NIOS_INIT_REQ_FEC_MODE_A0_MSK, \
106 FIELD_PREP(N3000_NIOS_INIT_REQ_FEC_MODE_A1_MSK, \
108 FIELD_PREP(N3000_NIOS_INIT_REQ_FEC_MODE_A2_MSK, \
110 FIELD_PREP(N3000_NIOS_INIT_REQ_FEC_MODE_A3_MSK, \
112 FIELD_PREP(N3000_NIOS_INIT_REQ_FEC_MODE_B0_MSK, \
114 FIELD_PREP(N3000_NIOS_INIT_REQ_FEC_MODE_B1_MSK, \
116 FIELD_PREP(N3000_NIOS_INIT_REQ_FEC_MODE_B2_MSK, \
118 FIELD_PREP(N3000_NIOS_INIT_REQ_FEC_MODE_B3_MSK, \
485 FIELD_PREP(N3000_NS_CTRL_ADDR, reg) | in n3000_nios_reg_write()
486 FIELD_PREP(N3000_NS_CTRL_WR_DATA, val); in n3000_nios_reg_write()
[all …]
/openbmc/linux/include/linux/mfd/
H A Dti_am335x_tscadc.h55 #define STEPCONFIG_MODE(val) FIELD_PREP(GENMASK(1, 0), (val))
58 #define STEPCONFIG_AVG(val) FIELD_PREP(GENMASK(4, 2), (val))
66 #define STEPCONFIG_RFP(val) FIELD_PREP(GENMASK(13, 12), (val))
68 #define STEPCONFIG_INM(val) FIELD_PREP(GENMASK(18, 15), (val))
70 #define STEPCONFIG_INP(val) FIELD_PREP(GENMASK(22, 19), (val))
74 #define STEPCONFIG_RFM(val) FIELD_PREP(GENMASK(24, 23), (val))
78 #define STEPDELAY_OPEN(val) FIELD_PREP(GENMASK(17, 0), (val))
86 #define STEPCHARGE_RFP(val) FIELD_PREP(GENMASK(14, 12), (val))
88 #define STEPCHARGE_INM(val) FIELD_PREP(GENMASK(18, 15), (val))
90 #define STEPCHARGE_INP(val) FIELD_PREP(GENMASK(22, 19), (val))
[all …]

12345678910>>...32