Home
last modified time | relevance | path

Searched refs:F3 (Results 1 – 25 of 83) sorted by relevance

1234

/openbmc/qemu/disas/
H A Dsparc.c193 #define F3(x, y, z) (OP (x) | OP3(y) | F3I(z)) /* Format3 insns. */ macro
357 { opcode, F3(2, op3, 0), F3(~2, ~op3, ~0)|ASI(~0), "1,2,d", 0, arch_mask }, \
358 { opcode, F3(2, op3, 1), F3(~2, ~op3, ~1), "1,i,d", 0, arch_mask }, \
359 { opcode, F3(2, op3, 1), F3(~2, ~op3, ~1), "i,1,d", 0, arch_mask }
363 { "ld", F3(3, 0x00, 0), F3(~3, ~0x00, ~0), "[1+2],d", 0, v6 },
364 { "ld", F3(3, 0x00, 0), F3(~3, ~0x00, ~0)|RS2_G0, "[1],d", 0, v6 }, /* ld [rs1+%g0],d */
365 { "ld", F3(3, 0x00, 1), F3(~3, ~0x00, ~1), "[1+i],d", 0, v6 },
366 { "ld", F3(3, 0x00, 1), F3(~3, ~0x00, ~1), "[i+1],d", 0, v6 },
367 { "ld", F3(3, 0x00, 1), F3(~3, ~0x00, ~1)|RS1_G0, "[i],d", 0, v6 },
368 { "ld", F3(3, 0x00, 1), F3(~3, ~0x00, ~1)|SIMM13(~0), "[1],d", 0, v6 }, /* ld [rs1+0],d */
[all …]
/openbmc/qemu/target/s390x/tcg/
H A Dinsn-format.h.inc8 F3(RIE_a, R(1, 8), I(2,16,16), M(3,32))
11 F3(RIE_d, R(1, 8), I(2,16,16), R(3,12))
12 F3(RIE_e, R(1, 8), I(2,16,16), R(3,12))
14 F3(RIE_g, R(1, 8), I(2,16,16), M(3,12))
24 F3(RRD, R(1,16), R(2,28), R(3,24))
31 F3(RS_a, R(1, 8), BD(2,16,20), R(3,12))
32 F3(RS_b, R(1, 8), BD(2,16,20), M(3,12))
33 F3(RSI, R(1, 8), I(2,16,16), R(3,12))
35 F3(RSY_a, R(1, 8), BDL(2), R(3,12))
36 F3(RSY_b, R(1, 8), BDL(2), M(3,12))
[all …]
/openbmc/linux/tools/arch/x86/lib/
H A Dx86-opcode-map.txt32 # - (F3): the last prefix is 0xF3
34 # - (!F3) : the last prefix is not 0xF3 (including non-last prefix case)
194 90: NOP | PAUSE (F3) | XCHG r8,rAX
336 09: WBINVD | WBNOINVD (F3)
351 10: vmovups Vps,Wps | vmovupd Vpd,Wpd (66) | vmovss Vx,Hx,Wss (F3),(v1) | vmovsd Vx,Hx,Wsd (F2),(v1)
352 11: vmovups Wps,Vps | vmovupd Wpd,Vpd (66) | vmovss Wss,Hx,Vss (F3),(v1) | vmovsd Wsd,Hx,Vsd (F2),(…
353 …) | vmovhlps Vq,Hq,Uq (v1) | vmovlpd Vq,Hq,Mq (66),(v1) | vmovsldup Vx,Wx (F3) | vmovddup Vx,Wx (F…
357 …ovhps Vdq,Hq,Mq (v1) | vmovlhps Vdq,Hq,Uq (v1) | vmovhpd Vdq,Hq,Mq (66),(v1) | vmovshdup Vx,Wx (F3)
365 1a: BNDCL Gv,Ev (F3) | BNDCU Gv,Ev (F2) | BNDMOV Gv,Ev (66) | BNDLDX Gv,Ev
366 1b: BNDCN Gv,Ev (F2) | BNDMOV Ev,Gv (66) | BNDMK Gv,Ev (F3) | BNDSTX Ev,Gv
[all …]
/openbmc/linux/arch/x86/lib/
H A Dx86-opcode-map.txt32 # - (F3): the last prefix is 0xF3
34 # - (!F3) : the last prefix is not 0xF3 (including non-last prefix case)
194 90: NOP | PAUSE (F3) | XCHG r8,rAX
336 09: WBINVD | WBNOINVD (F3)
351 10: vmovups Vps,Wps | vmovupd Vpd,Wpd (66) | vmovss Vx,Hx,Wss (F3),(v1) | vmovsd Vx,Hx,Wsd (F2),(v1)
352 11: vmovups Wps,Vps | vmovupd Wpd,Vpd (66) | vmovss Wss,Hx,Vss (F3),(v1) | vmovsd Wsd,Hx,Vsd (F2),(…
353 …) | vmovhlps Vq,Hq,Uq (v1) | vmovlpd Vq,Hq,Mq (66),(v1) | vmovsldup Vx,Wx (F3) | vmovddup Vx,Wx (F…
357 …ovhps Vdq,Hq,Mq (v1) | vmovlhps Vdq,Hq,Uq (v1) | vmovhpd Vdq,Hq,Mq (66),(v1) | vmovshdup Vx,Wx (F3)
365 1a: BNDCL Gv,Ev (F3) | BNDCU Gv,Ev (F2) | BNDMOV Gv,Ev (66) | BNDLDX Gv,Ev
366 1b: BNDCN Gv,Ev (F2) | BNDMOV Ev,Gv (66) | BNDMK Gv,Ev (F3) | BNDSTX Ev,Gv
[all …]
/openbmc/u-boot/lib/
H A Dmd5.c170 #define F3(x, y, z) (x ^ y ^ z) macro
226 MD5STEP(F3, a, b, c, d, in[5] + 0xfffa3942, 4); in MD5Transform()
227 MD5STEP(F3, d, a, b, c, in[8] + 0x8771f681, 11); in MD5Transform()
228 MD5STEP(F3, c, d, a, b, in[11] + 0x6d9d6122, 16); in MD5Transform()
229 MD5STEP(F3, b, c, d, a, in[14] + 0xfde5380c, 23); in MD5Transform()
230 MD5STEP(F3, a, b, c, d, in[1] + 0xa4beea44, 4); in MD5Transform()
231 MD5STEP(F3, d, a, b, c, in[4] + 0x4bdecfa9, 11); in MD5Transform()
232 MD5STEP(F3, c, d, a, b, in[7] + 0xf6bb4b60, 16); in MD5Transform()
233 MD5STEP(F3, b, c, d, a, in[10] + 0xbebfbc70, 23); in MD5Transform()
234 MD5STEP(F3, a, b, c, d, in[13] + 0x289b7ec6, 4); in MD5Transform()
[all …]
/openbmc/linux/crypto/
H A Dmd5.c34 #define F3(x, y, z) (x ^ y ^ z) macro
83 MD5STEP(F3, a, b, c, d, in[5] + 0xfffa3942, 4); in md5_transform()
84 MD5STEP(F3, d, a, b, c, in[8] + 0x8771f681, 11); in md5_transform()
85 MD5STEP(F3, c, d, a, b, in[11] + 0x6d9d6122, 16); in md5_transform()
86 MD5STEP(F3, b, c, d, a, in[14] + 0xfde5380c, 23); in md5_transform()
87 MD5STEP(F3, a, b, c, d, in[1] + 0xa4beea44, 4); in md5_transform()
88 MD5STEP(F3, d, a, b, c, in[4] + 0x4bdecfa9, 11); in md5_transform()
89 MD5STEP(F3, c, d, a, b, in[7] + 0xf6bb4b60, 16); in md5_transform()
90 MD5STEP(F3, b, c, d, a, in[10] + 0xbebfbc70, 23); in md5_transform()
91 MD5STEP(F3, a, b, c, d, in[13] + 0x289b7ec6, 4); in md5_transform()
[all …]
H A Drmd160.c39 #define F3(x, y, z) ((x | ~y) ^ z) macro
104 ROUND(dd, ee, aa, bb, cc, F3, K3, in[3], 11); in rmd160_transform()
105 ROUND(cc, dd, ee, aa, bb, F3, K3, in[10], 13); in rmd160_transform()
106 ROUND(bb, cc, dd, ee, aa, F3, K3, in[14], 6); in rmd160_transform()
107 ROUND(aa, bb, cc, dd, ee, F3, K3, in[4], 7); in rmd160_transform()
108 ROUND(ee, aa, bb, cc, dd, F3, K3, in[9], 14); in rmd160_transform()
109 ROUND(dd, ee, aa, bb, cc, F3, K3, in[15], 9); in rmd160_transform()
110 ROUND(cc, dd, ee, aa, bb, F3, K3, in[8], 13); in rmd160_transform()
111 ROUND(bb, cc, dd, ee, aa, F3, K3, in[1], 15); in rmd160_transform()
112 ROUND(aa, bb, cc, dd, ee, F3, K3, in[2], 14); in rmd160_transform()
[all …]
H A Dcast5_generic.c299 #define F3(D, m, r) ((I = ((m) - (D))), (I = rol32(I, (r))), \ macro
329 t = l; l = r; r = t ^ F3(r, Km[2], Kr[2]); in __cast5_encrypt()
332 t = l; l = r; r = t ^ F3(r, Km[5], Kr[5]); in __cast5_encrypt()
335 t = l; l = r; r = t ^ F3(r, Km[8], Kr[8]); in __cast5_encrypt()
338 t = l; l = r; r = t ^ F3(r, Km[11], Kr[11]); in __cast5_encrypt()
342 t = l; l = r; r = t ^ F3(r, Km[14], Kr[14]); in __cast5_encrypt()
373 t = l; l = r; r = t ^ F3(r, Km[14], Kr[14]); in __cast5_decrypt()
377 t = l; l = r; r = t ^ F3(r, Km[11], Kr[11]); in __cast5_decrypt()
380 t = l; l = r; r = t ^ F3(r, Km[8], Kr[8]); in __cast5_decrypt()
383 t = l; l = r; r = t ^ F3(r, Km[5], Kr[5]); in __cast5_decrypt()
[all …]
H A Dcast6_generic.c31 #define F3(D, r, m) ((I = ((m) - (D))), (I = rol32(I, (r))), \ macro
98 key[4] ^= F3(key[5], Tr[i % 4][2], Tm[i][2]); in W()
101 key[1] ^= F3(key[2], Tr[i % 4][5], Tm[i][5]); in W()
158 block[0] ^= F3(block[1], Kr[2], Km[2]); in Q()
167 block[0] ^= F3(block[1], Kr[2], Km[2]); in QBAR()
/openbmc/linux/drivers/pinctrl/renesas/
H A Dpfc-r8a73a4.c233 #define F3(a) a##_MARK macro
240 F1(LCDD0), F3(PDM2_CLK_0), F7(DU0_DR0), IRQ(0), /* Port0 */ enumerator
241 F1(LCDD1), F3(PDM2_DATA_1), F7(DU0_DR19), IRQ(1), enumerator
242 F1(LCDD2), F3(PDM3_CLK_2), F7(DU0_DR2), IRQ(2), enumerator
243 F1(LCDD3), F3(PDM3_DATA_3), F7(DU0_DR3), IRQ(3), enumerator
244 F1(LCDD4), F3(PDM4_CLK_4), F7(DU0_DR4), IRQ(4), enumerator
245 F1(LCDD5), F3(PDM4_DATA_5), F7(DU0_DR5), IRQ(5), enumerator
246 F1(LCDD6), F3(PDM0_OUTCLK_6), F7(DU0_DR6), IRQ(6), enumerator
247 F1(LCDD7), F3(PDM0_OUTDATA_7), F7(DU0_DR7), IRQ(7), enumerator
248 F1(LCDD8), F3(PDM1_OUTCLK_8), F7(DU0_DG0), IRQ(8), enumerator
[all …]
/openbmc/linux/arch/sparc/net/
H A Dbpf_jit_comp_32.c34 #define F3(X, Y) (OP(X) | OP3(Y)) macro
71 (F3(2, 0x02) | IMMED | RS1(REG) | ((K) & 0x3ff) | RD(REG))
73 #define ADD F3(2, 0x00)
74 #define AND F3(2, 0x01)
75 #define ANDCC F3(2, 0x11)
76 #define OR F3(2, 0x02)
77 #define XOR F3(2, 0x03)
78 #define SUB F3(2, 0x04)
79 #define SUBCC F3(2, 0x14)
80 #define MUL F3(2, 0x0a) /* umul */
[all …]
H A Dbpf_jit_comp_64.c64 #define F3(X, Y) (OP(X) | OP3(Y)) macro
139 (F3(2, 0x02) | IMMED | RS1(REG) | ((K) & 0x3ff) | RD(REG))
141 #define ADD F3(2, 0x00)
142 #define AND F3(2, 0x01)
143 #define ANDCC F3(2, 0x11)
144 #define OR F3(2, 0x02)
145 #define XOR F3(2, 0x03)
146 #define SUB F3(2, 0x04)
147 #define SUBCC F3(2, 0x14)
148 #define MUL F3(2, 0x0a)
[all …]
/openbmc/linux/arch/x86/crypto/
H A Dsha1_ssse3_asm.S152 RR F3,A,B,C,D,E,40
153 RR F3,D,E,A,B,C,42
154 RR F3,B,C,D,E,A,44
155 RR F3,E,A,B,C,D,46
156 RR F3,C,D,E,A,B,48
158 RR F3,A,B,C,D,E,50
159 RR F3,D,E,A,B,C,52
160 RR F3,B,C,D,E,A,54
161 RR F3,E,A,B,C,D,56
162 RR F3,C,D,E,A,B,58
[all …]
/openbmc/linux/drivers/edac/
H A Damd64_edac.c221 pci_write_bits32(pvt->F3, SCRCTRL, scrubval, 0x001F); in __set_scrub_rate()
263 amd64_read_pci_cfg(pvt->F3, SCRCTRL, &scrubval); in get_scrub_rate()
265 amd64_read_pci_cfg(pvt->F3, SCRCTRL, &scrubval); in get_scrub_rate()
727 amd64_write_pci_cfg(pvt->F3, F10_NB_ARRAY_ADDR, section); in inject_read_store()
732 amd64_write_pci_cfg(pvt->F3, F10_NB_ARRAY_DATA, word_bits); in inject_read_store()
760 amd64_write_pci_cfg(pvt->F3, F10_NB_ARRAY_ADDR, section); in inject_write_store()
771 amd64_write_pci_cfg(pvt->F3, F10_NB_ARRAY_DATA, word_bits); in inject_write_store()
775 amd64_read_pci_cfg(pvt->F3, F10_NB_ARRAY_DATA, &tmp); in inject_write_store()
3122 pvt->F1 = pci_get_related_function(pvt->F3->vendor, pci_id1, pvt->F3); in reserve_mc_sibling_devs()
3129 pvt->F2 = pci_get_related_function(pvt->F3->vendor, pci_id2, pvt->F3); in reserve_mc_sibling_devs()
[all …]
/openbmc/linux/arch/arm/crypto/
H A Dsha1-armv7-neon.S463 _R( _a, _b, _c, _d, _e, F3, 40,
466 _R( _e, _a, _b, _c, _d, F3, 41,
469 _R( _d, _e, _a, _b, _c, F3, 42,
472 _R( _c, _d, _e, _a, _b, F3, 43,
478 _R( _b, _c, _d, _e, _a, F3, 44,
481 _R( _a, _b, _c, _d, _e, F3, 45,
484 _R( _e, _a, _b, _c, _d, F3, 46,
487 _R( _d, _e, _a, _b, _c, F3, 47,
491 _R( _c, _d, _e, _a, _b, F3, 48,
494 _R( _b, _c, _d, _e, _a, F3, 49,
[all …]
/openbmc/linux/arch/x86/kernel/cpu/mce/
H A Dinject.c444 struct pci_dev *F3; in toggle_nb_mca_mst_cpu() local
452 F3 = nb->misc; in toggle_nb_mca_mst_cpu()
453 if (!F3) in toggle_nb_mca_mst_cpu()
456 err = pci_read_config_dword(F3, NBCFG, &val); in toggle_nb_mca_mst_cpu()
459 __func__, PCI_FUNC(F3->devfn), NBCFG); in toggle_nb_mca_mst_cpu()
470 err = pci_write_config_dword(F3, NBCFG, val); in toggle_nb_mca_mst_cpu()
473 __func__, PCI_FUNC(F3->devfn), NBCFG); in toggle_nb_mca_mst_cpu()
/openbmc/phosphor-webui/app/common/directives/
H A Dvt100plus.js14 var F3 = 114; variable
91 case F3:
/openbmc/qemu/tests/tcg/i386/
H A Dx86.csv230 "ADDSS xmm1, xmm2/m32","ADDSS xmm2/m32, xmm1","addss xmm2/m32, xmm1","F3 0F 58 /r","V","V","SSE",""…
238 "ADOX r32, r/m32","ADOXL r/m32, r32","adoxl r/m32, r32","F3 0F 38 F6 /r","V","V","ADX","operand16,o…
239 "ADOX r64, r/m64","ADOXQ r/m64, r64","adoxq r/m64, r64","F3 REX.W 0F 38 F6 /r","N.S.","V","ADX","",…
298 "BLSI r32V, r/m32","BLSIL r/m32, r32V","blsil r/m32, r32V","VEX.NDD.128.0F38.W0 F3 /3","V","V","BMI…
299 "BLSI r64V, r/m64","BLSIQ r/m64, r64V","blsiq r/m64, r64V","VEX.NDD.128.0F38.W1 F3 /3","N.S.","V","…
300 "BLSMSK r32V, r/m32","BLSMSKL r/m32, r32V","blsmskl r/m32, r32V","VEX.NDD.128.0F38.W0 F3 /2","V","V…
301 "BLSMSK r64V, r/m64","BLSMSKQ r/m64, r64V","blsmskq r/m64, r64V","VEX.NDD.128.0F38.W1 F3 /2","N.S."…
302 "BLSR r32V, r/m32","BLSRL r/m32, r32V","blsrl r/m32, r32V","VEX.NDD.128.0F38.W0 F3 /1","V","V","BMI…
303 "BLSR r64V, r/m64","BLSRQ r/m64, r64V","blsrq r/m64, r64V","VEX.NDD.128.0F38.W1 F3 /1","N.S.","V","…
304 "BNDCL bnd1, r/m32","BNDCL r/m32, bnd1","bndcl r/m32, bnd1","F3 0F 1A /r","V","N.S.","MPX","","r,r"…
[all …]
/openbmc/linux/drivers/gpu/drm/i915/
H A Dintel_step.h50 func(F3) \
/openbmc/linux/drivers/tty/vt/
H A Ddefkeymap.map132 keycode 61 = F3 F13 Console_15
133 control keycode 61 = F3
265 string F3 = "\033[[C"
/openbmc/linux/arch/m68k/hp300/
H A Dhp300map.map91 keycode 74 = F3
159 string F3 = "\033[[C"
/openbmc/u-boot/doc/device-tree-bindings/input/
H A Dcros-ec-keyb.txt42 /* TAB F3 T F6 */
/openbmc/linux/arch/ia64/kernel/
H A Dentry.h45 .spillsp f2,SW(F2)+16+(off); .spillsp f3,SW(F3)+16+(off); \
/openbmc/linux/Documentation/ABI/testing/
H A Dsysfs-platform-msi-laptop39 Touchpad state can only be toggled by pressing Fn+F3.
/openbmc/linux/drivers/pinctrl/aspeed/
H A Dpinctrl-aspeed-g5.c1339 #define F3 180 macro
1340 SIG_EXPR_LIST_DECL_SINGLE(F3, GPIOW4, GPIOW4, SIG_DESC_SET(SCUA0, 28));
1341 SIG_EXPR_LIST_DECL_SINGLE(F3, ADC4, ADC4);
1342 PIN_DECL_(F3, SIG_EXPR_LIST_PTR(F3, GPIOW4), SIG_EXPR_LIST_PTR(F3, ADC4));
1343 FUNC_GROUP_DECL(ADC4, F3);
2020 ASPEED_PINCTRL_PIN(F3),
2573 ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_PULL_DOWN, F3, F3, SCUA8, 8),
2574 ASPEED_SB_PINCONF(PIN_CONFIG_BIAS_DISABLE, F3, F3, SCUA8, 8),

1234