Home
last modified time | relevance | path

Searched refs:EEPROM (Results 1 – 25 of 90) sorted by relevance

1234

/openbmc/u-boot/drivers/w1-eeprom/
H A DKconfig2 # EEPROM subsystem configuration
5 menu "1-wire EEPROM support"
16 bool "Enable Maxim DS24 families EEPROM support"
19 Maxim DS24 EEPROMs 1-Wire EEPROM support
35 bool "Enable sandbox onewire EEPROM driver"
38 Sandbox driver for a onewire EEPROM memory
/openbmc/u-boot/board/ge/common/
H A DKconfig2 hex "I2C address of the EEPROM device used for VPD"
7 int "I2C bus of the EEPROM device used for VPD."
10 int "Size in bytes of the EEPROM device used for VPD"
13 int "Number of bytes to use for VPD EEPROM address"
/openbmc/phosphor-bmc-code-mgmt/eeprom-device/
H A DREADME.md1 # EEPROM Device Update Daemon
3 This daemon implements the update process for EEPROM device attached via I2C.
7 The following JSON snippet demonstrates how to configure an EEPROM device,
36 The EEPROM device configuration can be found at the following D-Bus path,
H A Dxyz.openbmc_project.Software.EEPROMDevice.service2 Description=EEPROM Device Code Update Daemon
/openbmc/entity-manager/docs/
H A Daddress_size_detection_modes.md1 # EEPROM address size detection modes
4 address byte(s) needed for a given EEPROM device.
22 - If any "2 address bytes" EEPROM from any vendor has the same data in all
26 - ONSEMI EEPROM (a 2 address bytes device) return the same data from the same
35 and should be applicable to any IIC EEPROM manufacturer.
62 the 1-byte address devices will start internal write cycle, altering the EEPROM
65 This proposal MODE-2 suffers the same 1st issue as MODE-1 ie. what if the EEPROM
76 Based on this note, the designer of every EEPROM has the "freedom" to use
80 Based on this, the others EEPROM (not ONSEMI EEPROM) auto-increment - observed
89 Based on this note, EEPROM must update this pointer immediately following this
/openbmc/u-boot/examples/standalone/
H A DREADME.smc91111_eeprom137 LAN91C111 EEPROM <- Non-volatile
143 To set the EEPROM MAC address to 12:34:56:78:9A:BC
147 Writing EEPROM register 20 with 3412
150 Writing EEPROM register 21 with 7856
153 Writing EEPROM register 22 with bc9a
154 EEPROM contents copied to MAC
158 Current MAC Address in EEPROM 12:34:56:78:9a:bc
178 - D : Dump the LAN91C111 EEPROM contents
180 - C : Copies the MAC address from the EEPROM to the LAN91C111
181 - W : Write a register in the EEPROM or in the MAC
[all …]
/openbmc/u-boot/board/ti/common/
H A DKconfig5 Evaluation Boards which have I2C based EEPROM detection
8 int "Board EEPROM's I2C bus address"
13 hex "Board EEPROM's I2C chip address"
/openbmc/u-boot/board/davinci/da8xxevm/
H A DKconfig26 bool "MAC address in EEPROM"
31 EEPROM available. Enable this option to read the
32 MAC from the EEPROM
/openbmc/openbmc/meta-openpower/recipes-phosphor/vpd/openpower-fru-vpd/
H A Dop-vpd-parser.service2 Description=Read OpenPOWER-format VPD from EEPROM
11 ExecStart=/usr/bin/openpower-read-vpd --vpd $EEPROM --fru $FRUS --object $PATHS
/openbmc/u-boot/doc/
H A DI2C_Edge_Conditions5 and the CPU was reset. This may result in EEPROM data corruption.
18 The EEPROM sees:
22 4) device address "EEPROM interprets this as offset"
23 5) Offset in device, "EEPROM interprets this as data to write"
/openbmc/u-boot/board/boundary/nitrogen6x/
H A D6x_upgrade.txt34 echo "Error re-reading EEPROM" ;
38 echo "Error reading boot loader from EEPROM" ;
41 echo "Error initializing EEPROM" ;
/openbmc/phosphor-fan-presence/docs/presence/
H A Deeprom.md6 used to have the application re-bind the EEPROM driver to the EEPROM instance
7 after a new fan is detected. This will trigger the EEPROM to be read by the
/openbmc/u-boot/doc/device-tree-bindings/w1-eeprom/
H A Deep_sandbox.txt1 Onewire EEPROM sandbox driver device binding - one wire protocol sandbox EEPROM
/openbmc/openbmc/meta-yadro/meta-nicole/recipes-phosphor/vpd/nicole-openpower-fru-inventory/
H A Dinventory3 EEPROM=/sys/bus/i2c/devices/0-0050/eeprom
/openbmc/u-boot/board/lego/ev3/
H A DREADME11 The EV3 contains a bootloader in EEPROM that loads u-boot.bin from address 0x0
12 of the SPI flash memory (with a size of 256KiB!). Because the EEPROM is read-
44 The EEPROM contains a program for uploading an image file to the flash memory.
/openbmc/openbmc/poky/meta/recipes-devtools/i2c-tools/
H A Di2c-tools_4.4.bb3 …ng tool, a chip dumper, register-level SMBus access helpers, EEPROM decoding scripts, EEPROM progr…
/openbmc/openbmc/meta-fii/meta-kudo/recipes-kudo/kudo-fw-utility/kudo-scp-update/
H A Dphosphor-ipmi-flash-scp-update.service2 Description=Phosphor-ipmi-flash update main EEPROM SCP firmware service
H A Dphosphor-ipmi-flash-scpback-update.service2 Description=Phosphor-ipmi-flash update failover EEPROM SCP firmware service
/openbmc/openbmc/meta-facebook/meta-catalina/recipes-catalina/plat-svc/files/
H A Dosfp-eeprom-driver-bind.service2 Description=Bind OSFP FRU EEPROM driver
/openbmc/openbmc/meta-inventec/meta-starscream/conf/machine/
H A Dplatform_configs.inc5 ##################### Configure default EEPROM setting #####################
/openbmc/openbmc/meta-inventec/meta-transformers/conf/machine/
H A Dplatform_configs.inc5 ##################### Configure default EEPROM setting #####################
/openbmc/u-boot/board/freescale/mpc8349itx/
H A DREADME11 A) One 8MB on-board flash EEPROM chip, instead of two.
29 E BOOT1 ON (0) Flash EEPROM boot device
31 G I2C-WP ON (0) I2C EEPROM write protection
32 H F_WP OFF (1) Flash EEPROM write protection
58 3.2 Flash EEPROM layout.
/openbmc/u-boot/board/gateworks/gw_ventana/
H A DKconfig15 Provides access to EEPROM configuration on Gateworks Ventana
/openbmc/openbmc/meta-ufispace/meta-ncplite/recipes-phosphor/ipmi/phosphor-ipmi-fru/
H A Dncplite-obmc-read-eeprom@.service2 Description=Read %I EEPROM
/openbmc/openbmc/meta-phosphor/recipes-phosphor/ipmi/phosphor-ipmi-fru/
H A Dobmc-read-eeprom@.service2 Description=Read %I EEPROM

1234