Searched refs:E3G_48KHZ (Results 1 – 2 of 2) sorted by relevance
247 err = write_control_reg(chip, E3G_48KHZ, in load_asic()289 clock = E3G_48KHZ; in set_sample_rate()
540 #define E3G_48KHZ 0x2 macro