Searched refs:DSCC_PPS_CONFIG1 (Results 1 – 3 of 3) sorted by relevance
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| H A D | dcn20_dsc.c | 155 REG_GET(DSCC_PPS_CONFIG1, BITS_PER_PIXEL, &s->dsc_bits_per_pixel); in dsc2_read_state()
157 REG_GET(DSCC_PPS_CONFIG1, CHUNK_SIZE, &s->dsc_chunk_size); in dsc2_read_state()
637 REG_SET_7(DSCC_PPS_CONFIG1, 0, in dsc_write_to_registers()
|
| H A D | dcn20_dsc.h | 42 SRI(DSCC_PPS_CONFIG1, DSCC, id),\
456 uint32_t DSCC_PPS_CONFIG1; member
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/ |
| H A D | dcn32_resource.h | 755 SRI_ARR(DSCC_PPS_CONFIG1, DSCC, id), \
|