Searched refs:DSCC_CONFIG0 (Results 1 – 3 of 3) sorted by relevance
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| H A D | dcn20_dsc.h | 37 SRI(DSCC_CONFIG0, DSCC, id),\
451 uint32_t DSCC_CONFIG0; member
|
| H A D | dcn20_dsc.c | 603 REG_SET_3(DSCC_CONFIG0, 0, in dsc_write_to_registers()
608 REG_SET_4(DSCC_CONFIG0, 0, ICH_RESET_AT_END_OF_LINE, in dsc_write_to_registers()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/ |
| H A D | dcn32_resource.h | 751 SRI_ARR(DSCC_CONFIG0, DSCC, id), SRI_ARR(DSCC_CONFIG1, DSCC, id), \
|