Home
last modified time | relevance | path

Searched refs:DSCC3_DSCC_PPS_CONFIG1__VBR_ENABLE__SHIFT (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_sh_mask.h46077 #define DSCC3_DSCC_PPS_CONFIG1__VBR_ENABLE__SHIFT … macro
H A Ddcn_3_2_1_sh_mask.h43210 #define DSCC3_DSCC_PPS_CONFIG1__VBR_ENABLE__SHIFT … macro
H A Ddcn_3_1_4_sh_mask.h50601 #define DSCC3_DSCC_PPS_CONFIG1__VBR_ENABLE__SHIFT … macro
H A Ddcn_3_0_2_sh_mask.h45318 #define DSCC3_DSCC_PPS_CONFIG1__VBR_ENABLE__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h52644 #define DSCC3_DSCC_PPS_CONFIG1__VBR_ENABLE__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h51949 #define DSCC3_DSCC_PPS_CONFIG1__VBR_ENABLE__SHIFT … macro
H A Ddcn_3_2_0_sh_mask.h43162 #define DSCC3_DSCC_PPS_CONFIG1__VBR_ENABLE__SHIFT … macro