Home
last modified time | relevance | path

Searched refs:DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h6356 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT 0x00000000 macro
H A Ddce_8_0_sh_mask.h1740 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT 0x0 macro
H A Ddce_10_0_sh_mask.h1746 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT 0x0 macro
H A Ddce_11_0_sh_mask.h1694 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT 0x0 macro
H A Ddce_11_2_sh_mask.h1896 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT 0x0 macro
H A Ddce_12_0_sh_mask.h2923 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h2265 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT … macro
H A Ddcn_3_0_2_sh_mask.h836 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h840 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h831 #define DP_DTO4_PHASE__DP_DTO4_PHASE__SHIFT … macro