Home
last modified time | relevance | path

Searched refs:DPU_CLK_CTRL_VIG2 (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_4_0_sdm845.h31 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },
90 .clk_ctrl = DPU_CLK_CTRL_VIG2,
H A Ddpu_3_0_msm8998.h31 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },
92 .clk_ctrl = DPU_CLK_CTRL_VIG2,
H A Ddpu_7_0_sm8350.h28 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },
98 .clk_ctrl = DPU_CLK_CTRL_VIG2,
H A Ddpu_6_0_sm8250.h28 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },
98 .clk_ctrl = DPU_CLK_CTRL_VIG2,
H A Ddpu_5_0_sm8150.h31 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },
99 .clk_ctrl = DPU_CLK_CTRL_VIG2,
H A Ddpu_9_0_sm8550.h29 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x8330, .bit_off = 0 },
100 .clk_ctrl = DPU_CLK_CTRL_VIG2,
H A Ddpu_5_1_sc8180x.h31 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },
98 .clk_ctrl = DPU_CLK_CTRL_VIG2,
H A Ddpu_8_1_sm8450.h29 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },
99 .clk_ctrl = DPU_CLK_CTRL_VIG2,
H A Ddpu_8_0_sc8280xp.h29 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },
98 .clk_ctrl = DPU_CLK_CTRL_VIG2,
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_catalog.h449 DPU_CLK_CTRL_VIG2, enumerator