Home
last modified time | relevance | path

Searched refs:DPG3_DPG_CONTROL__DPG_HRES__SHIFT (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_sh_mask.h22433 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_2_1_0_sh_mask.h26234 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_3_2_1_sh_mask.h23858 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_3_1_2_sh_mask.h28644 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_3_1_5_sh_mask.h26669 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_3_1_6_sh_mask.h29410 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_3_0_2_sh_mask.h25456 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_3_1_4_sh_mask.h30673 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h28681 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h29583 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro
H A Ddcn_3_2_0_sh_mask.h23855 #define DPG3_DPG_CONTROL__DPG_HRES__SHIFT … macro