Home
last modified time | relevance | path

Searched refs:DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_sh_mask.h13805 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_0_3_sh_mask.h13630 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_2_1_0_sh_mask.h25513 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_0_1_sh_mask.h21724 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_2_1_sh_mask.h23149 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_1_2_sh_mask.h27935 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_1_5_sh_mask.h25960 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_1_6_sh_mask.h28701 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_1_4_sh_mask.h29964 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_0_2_sh_mask.h24747 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h28862 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h27981 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro
H A Ddcn_3_2_0_sh_mask.h23146 #define DPG0_DPG_RAMP_CONTROL__DPG_INC0__SHIFT … macro