Home
last modified time | relevance | path

Searched refs:DPCSSYS_CR1_SUPX_ANA_MPLLB_OVRD__reset_reg__SHIFT (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_4_2_0_sh_mask.h40697 #define DPCSSYS_CR1_SUPX_ANA_MPLLB_OVRD__reset_reg__SHIFT … macro
H A Ddpcs_4_2_2_sh_mask.h40855 #define DPCSSYS_CR1_SUPX_ANA_MPLLB_OVRD__reset_reg__SHIFT … macro