Home
last modified time | relevance | path

Searched refs:DMC_MEMCONTROL_DPWRDN_DISABLE (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/
H A Dclock_init_exynos5.c232 DMC_MEMCONTROL_DPWRDN_DISABLE |
335 DMC_MEMCONTROL_DPWRDN_DISABLE |
438 DMC_MEMCONTROL_DPWRDN_DISABLE |
H A Dexynos5_setup.h26 #define DMC_MEMCONTROL_DPWRDN_DISABLE (0 << 1) macro