Home
last modified time | relevance | path

Searched refs:DISPC_CONTROL3 (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/arch/arm/mach-omap2/
H A Ddisplay.c37 #define DISPC_CONTROL3 0x0848 macro
306 v = omap_hwmod_read(oh, DISPC_CONTROL3); in dispc_disable_outputs()
354 v = omap_hwmod_read(oh, DISPC_CONTROL3); in dispc_disable_outputs()
356 omap_hwmod_write(v, oh, DISPC_CONTROL3); in dispc_disable_outputs()
/openbmc/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Ddispc.h28 #define DISPC_CONTROL3 0x0848 macro
H A Ddispc.c225 [DISPC_MGR_FLD_ENABLE] = { DISPC_CONTROL3, 0, 0 },
226 [DISPC_MGR_FLD_STNTFT] = { DISPC_CONTROL3, 3, 3 },
227 [DISPC_MGR_FLD_GO] = { DISPC_CONTROL3, 5, 5 },
228 [DISPC_MGR_FLD_TFTDATALINES] = { DISPC_CONTROL3, 9, 8 },
229 [DISPC_MGR_FLD_STALLMODE] = { DISPC_CONTROL3, 11, 11 },
3422 DUMPREG(DISPC_CONTROL3); in dispc_dump_regs()
/openbmc/linux/drivers/gpu/drm/omapdrm/dss/
H A Ddispc.h26 #define DISPC_CONTROL3 0x0848 macro
H A Ddispc.c331 [DISPC_MGR_FLD_ENABLE] = { DISPC_CONTROL3, 0, 0 },
332 [DISPC_MGR_FLD_STNTFT] = { DISPC_CONTROL3, 3, 3 },
333 [DISPC_MGR_FLD_GO] = { DISPC_CONTROL3, 5, 5 },
334 [DISPC_MGR_FLD_TFTDATALINES] = { DISPC_CONTROL3, 9, 8 },
335 [DISPC_MGR_FLD_STALLMODE] = { DISPC_CONTROL3, 11, 11 },
3503 DUMPREG(dispc, DISPC_CONTROL3); in dispc_dump_regs()