Searched refs:DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT (Results 1 – 2 of 2) sorted by relevance
6052 #define DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) (_DG1_DPCLKA_PHY_IDX(phy) * 2) macro6053 …_CFGCR0_DDI_CLK_SEL(pll, phy) (_DG1_DPCLKA_PLL_IDX(pll) << DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy…6054 #define DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) (0x3 << DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy))
1660 val >>= DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy); in dg1_ddi_get_pll()