Home
last modified time | relevance | path

Searched refs:DDR_REG_BIST_COMP_AHB_GE0_0 (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/mips/mach-ath79/qca953x/
H A Dddr.c192 #define DDR_REG_BIST_COMP_AHB_GE0_0 0x38 macro
436 writel(0xffff, regs + DDR_REG_BIST_COMP_AHB_GE0_0); in ddr_tap_tuning()