Home
last modified time | relevance | path

Searched refs:DDR_REG_BIST_COMP_ADDR_1 (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/mips/mach-ath79/qca953x/
H A Dddr.c196 #define DDR_REG_BIST_COMP_ADDR_1 0x68 macro
427 writel(DDR_BIST_COMP_CNT(8), regs + DDR_REG_BIST_COMP_ADDR_1); in ddr_tap_tuning()