Home
last modified time | relevance | path

Searched refs:DDRC_ZQCTL2 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/board/freescale/imx8mq_evk/
H A Dlpddr4_timing_b0.c47 { DDRC_ZQCTL2(0), 0x00000000 },
H A Dlpddr4_timing.c45 { DDRC_ZQCTL2(0), 0x00000000 },
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dddr.h433 #define DDRC_ZQCTL2(X) (DDRC_IPS_BASE_ADDR(X) + 0x188) macro