Home
last modified time | relevance | path

Searched refs:DDRC_SWCTL (Results 1 – 6 of 6) sorted by relevance

/openbmc/u-boot/drivers/ddr/imx/imx8m/
H A Dlpddr4_init.c93 reg32_write(DDRC_SWCTL(0), 0x00000000); in ddr_init()
105 reg32_write(DDRC_SWCTL(0), 0x00000001); in ddr_init()
123 reg32_write(DDRC_SWCTL(0), 0x00000000); in ddr_init()
135 reg32_write(DDRC_SWCTL(0), 0x00000001); in ddr_init()
142 reg32_write(DDRC_SWCTL(0), 0x00000000); in ddr_init()
164 reg32_write(DDRC_SWCTL(0), 0x00000001); in ddr_init()
H A Dddr4_init.c69 reg32_write(DDRC_SWCTL(0), 0x00000000); in ddr_init()
97 reg32_write(DDRC_SWCTL(0), 0x00000001); in ddr_init()
/openbmc/u-boot/board/freescale/imx8mq_evk/
H A Dlpddr4_timing_b0.c117 { DDRC_SWCTL(0), 0x00000001 },
H A Dlpddr4_timing.c80 { DDRC_SWCTL(0), 0x00000001 },
/openbmc/linux/drivers/edac/
H A Dsynopsys_edac.c201 #define DDRC_SWCTL 0x320 macro
1109 writel(0, priv->baseaddr + DDRC_SWCTL); in inject_data_poison_store()
1114 writel(1, priv->baseaddr + DDRC_SWCTL); in inject_data_poison_store()
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dddr.h484 #define DDRC_SWCTL(X) (DDRC_IPS_BASE_ADDR(X) + 0x320) macro