Home
last modified time | relevance | path

Searched refs:DDRC_MSTR2 (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/drivers/ddr/imx/imx8m/
H A Dlpddr4_init.c96 tmp = reg32_read(DDRC_MSTR2(0)); in ddr_init()
126 tmp = reg32_read(DDRC_MSTR2(0)); in ddr_init()
145 tmp = reg32_read(DDRC_MSTR2(0)); in ddr_init()
/openbmc/u-boot/board/freescale/imx8mq_evk/
H A Dlpddr4_timing_b0.c20 { DDRC_MSTR2(0), 0x00000000 },
H A Dlpddr4_timing.c18 { DDRC_MSTR2(0), 0x00000000 },
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dddr.h368 #define DDRC_MSTR2(X) (DDRC_IPS_BASE_ADDR(X) + 0x28) macro