Home
last modified time | relevance | path

Searched refs:DDRC_FREQ2_DRAMTMG1 (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/board/freescale/imx8mq_evk/
H A Dlpddr4_timing.c114 { DDRC_FREQ2_DRAMTMG1(0), 0x00030410 },
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dddr.h575 #define DDRC_FREQ2_DRAMTMG1(X) (DDRC_IPS_BASE_ADDR(X) + 0x3104) macro