Home
last modified time | relevance | path

Searched refs:DDRC_FREQ1_DFITMG2 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/board/freescale/imx8mq_evk/
H A Dlpddr4_timing_b0.c102 { DDRC_FREQ1_DFITMG2(0), 0x0000502 },
H A Dlpddr4_timing.c105 { DDRC_FREQ1_DFITMG2(0), 0x00000000 },
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dddr.h562 #define DDRC_FREQ1_DFITMG2(X) (DDRC_IPS_BASE_ADDR(X) + 0x21b4) macro