Home
last modified time | relevance | path

Searched refs:DDRC_DRAMTMG5 (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/board/freescale/imx8mq_evk/
H A Dlpddr4_timing_b0.c37 { DDRC_DRAMTMG5(0), 0x02040C0C },
H A Dlpddr4_timing.c35 { DDRC_DRAMTMG5(0), 0x02040C0C },
/openbmc/u-boot/board/toradex/colibri_imx7/
H A Dimximage.cfg85 /* DDRC_DRAMTMG5 */
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dddr.h418 #define DDRC_DRAMTMG5(X) (DDRC_IPS_BASE_ADDR(X) + 0x114) macro