Home
last modified time | relevance | path

Searched refs:DDRC_DRAMTMG1 (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/board/freescale/imx8mq_evk/
H A Dlpddr4_timing_b0.c34 { DDRC_DRAMTMG1(0), 0x00060633 },
H A Dlpddr4_timing.c32 { DDRC_DRAMTMG1(0), 0x00060633 },
/openbmc/u-boot/board/toradex/colibri_imx7/
H A Dimximage.cfg77 /* DDRC_DRAMTMG1 */
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dddr.h414 #define DDRC_DRAMTMG1(X) (DDRC_IPS_BASE_ADDR(X) + 0x104) macro