Home
last modified time | relevance | path

Searched refs:DDRC_DFITMG2 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/board/freescale/imx8mq_evk/
H A Dlpddr4_timing_b0.c55 { DDRC_DFITMG2(0), 0x0000170A },
H A Dlpddr4_timing.c53 { DDRC_DFITMG2(0), 0x0000170A },
/openbmc/u-boot/arch/arm/include/asm/arch-imx8m/
H A Dddr.h443 #define DDRC_DFITMG2(X) (DDRC_IPS_BASE_ADDR(X) + 0x1b4) macro