Home
last modified time | relevance | path

Searched refs:DDRC_CTRL (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/mips/mach-jz47xx/jz4780/
H A Dsdram.c211 writel(0xf << 20, ddr_ctl_regs + DDRC_CTRL); in sdram_init()
225 writel(0x0, ddr_ctl_regs + DDRC_CTRL); in sdram_init()
230 writel(DDRC_CTRL_CKE | DDRC_CTRL_ALH, ddr_ctl_regs + DDRC_CTRL); in sdram_init()
231 writel(0x0, ddr_ctl_regs + DDRC_CTRL); in sdram_init()
261 writel(DDRC_CTRL_CKE | DDRC_CTRL_ALH, ddr_ctl_regs + DDRC_CTRL); in sdram_init()
267 ddr_ctl_regs + DDRC_CTRL); in sdram_init()
/openbmc/u-boot/arch/mips/mach-jz47xx/include/mach/
H A Djz4780_dram.h17 #define DDRC_CTRL 0x8 macro