Home
last modified time | relevance | path

Searched refs:DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK (Results 1 – 17 of 17) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h4339 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK 0x00000040L macro
H A Ddce_8_0_sh_mask.h6721 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK 0x40 macro
H A Ddce_10_0_sh_mask.h16006 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK 0x40 macro
H A Ddce_11_0_sh_mask.h16226 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK 0x40 macro
H A Ddce_11_2_sh_mask.h16976 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK 0x40 macro
H A Ddce_12_0_sh_mask.h7660 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_sh_mask.h33001 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_1_0_sh_mask.h27078 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_3_2_1_sh_mask.h39334 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_3_1_2_sh_mask.h43915 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_3_1_5_sh_mask.h42017 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_3_1_6_sh_mask.h44974 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_3_1_4_sh_mask.h35005 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_3_0_2_sh_mask.h31028 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_2_0_0_sh_mask.h36341 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_3_0_0_sh_mask.h35406 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro
H A Ddcn_3_2_0_sh_mask.h39331 #define DC_I2C_DDC5_SETUP__DC_I2C_DDC5_ENABLE_MASK … macro