Home
last modified time | relevance | path

Searched refs:DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h3769 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK 0x000f0000L macro
H A Ddce_8_0_sh_mask.h4121 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK 0xf0000 macro
H A Ddce_10_0_sh_mask.h4047 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK 0xf0000 macro
H A Ddce_11_0_sh_mask.h4161 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK 0xf0000 macro
H A Ddce_11_2_sh_mask.h4605 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK 0xf0000 macro
H A Ddce_12_0_sh_mask.h10558 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h21861 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK macro
H A Ddcn_2_1_0_sh_mask.h43970 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK macro
H A Ddcn_1_0_sh_mask.h41170 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK macro
H A Ddcn_3_0_1_sh_mask.h36704 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK macro
H A Ddcn_3_0_2_sh_mask.h43245 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK macro
H A Ddcn_2_0_0_sh_mask.h49517 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK macro
H A Ddcn_3_0_0_sh_mask.h49879 #define DC_GPIO_PAD_STRENGTH_2__PWRSEQ_STRENGTH_SN_MASK macro