Home
last modified time | relevance | path

Searched refs:DCIO_GSL1_TIMING_SYNC_SEL_GENCLK_VSYNC (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_10_0_enum.h320 DCIO_GSL1_TIMING_SYNC_SEL_GENCLK_VSYNC = 0x1, enumerator
H A Ddce_11_0_enum.h1089 DCIO_GSL1_TIMING_SYNC_SEL_GENCLK_VSYNC = 0x1, enumerator
H A Ddce_11_2_enum.h1488 DCIO_GSL1_TIMING_SYNC_SEL_GENCLK_VSYNC = 0x1, enumerator
/openbmc/linux/drivers/gpu/drm/amd/include/
H A Dvega10_enum.h12042 DCIO_GSL1_TIMING_SYNC_SEL_GENCLK_VSYNC = 0x00000001, enumerator