Home
last modified time | relevance | path

Searched refs:DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h3240 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK 0x00000001L macro
H A Dgfx_7_2_sh_mask.h3533 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK 0x1 macro
H A Dgfx_8_1_sh_mask.h4779 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK 0x1 macro
H A Dgfx_8_0_sh_mask.h4257 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK 0x1 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h14370 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK … macro
H A Dgc_9_1_sh_mask.h15677 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK … macro
H A Dgc_9_2_1_sh_mask.h15539 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK … macro
H A Dgc_9_4_3_sh_mask.h17842 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK … macro
H A Dgc_9_4_2_sh_mask.h7794 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK … macro
H A Dgc_10_1_0_sh_mask.h21767 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK … macro
H A Dgc_10_3_0_sh_mask.h19871 #define DB_COUNT_CONTROL__ZPASS_INCREMENT_DISABLE_MASK … macro