Searched refs:DBSR_IC (Results 1 – 6 of 6) sorted by relevance
/openbmc/linux/arch/powerpc/kernel/ |
H A D | head_booke.h | 355 andis. r10,r10,(DBSR_IC|DBSR_BT)@h; \ 370 lis r10,(DBSR_IC|DBSR_BT)@h; /* clear the IC event */ \ 413 andis. r10,r10,(DBSR_IC|DBSR_BT)@h; \ 428 lis r10,(DBSR_IC|DBSR_BT)@h; /* clear the IC event */ \
|
H A D | head_40x.S | 479 andis. r10,r10,DBSR_IC@h 491 lis r10,DBSR_IC@h /* clear the IC event */
|
H A D | exceptions-64e.S | 691 andis. r15,r14,(DBSR_IC|DBSR_BT)@h 710 lis r14,(DBSR_IC|DBSR_BT)@h /* clear the event */ 762 andis. r15,r14,(DBSR_IC|DBSR_BT)@h 781 lis r14,(DBSR_IC|DBSR_BT)@h /* clear the event */
|
H A D | traps.c | 2064 } else if (debug_status & DBSR_IC) { /* Instruction complete */ in DEFINE_INTERRUPT_HANDLER() 2070 mtspr(SPRN_DBSR, DBSR_IC); in DEFINE_INTERRUPT_HANDLER()
|
/openbmc/linux/arch/powerpc/include/asm/ |
H A D | reg_booke.h | 305 #define DBSR_IC 0x08000000 /* Instruction Completion */ macro 324 #define DBSR_IC 0x80000000 /* Instruction Completion */ macro
|
/openbmc/u-boot/arch/powerpc/include/asm/ |
H A D | processor.h | 170 #define DBSR_IC 0x08000000 /* Book E Instruction Completion */ macro
|