Home
last modified time | relevance | path

Searched refs:C_STATE_LATENCY_CONTROL_3_LIMIT (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/x86/include/asm/arch-broadwell/
H A Dcpu.h41 #define C_STATE_LATENCY_CONTROL_3_LIMIT 0xe4 macro
/openbmc/u-boot/arch/x86/cpu/broadwell/
H A Dcpu.c530 msr.lo = IRTL_VALID | IRTL_1024_NS | C_STATE_LATENCY_CONTROL_3_LIMIT; in configure_c_states()