Home
last modified time | relevance | path

Searched refs:CSR_MTVAL2 (Results 1 – 3 of 3) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dcpu_bits.h276 #define CSR_MTVAL2 0x34b macro
H A Dcpu.c804 CSR_MTVAL2, in riscv_cpu_dump_state()
H A Dcsr.c5167 [CSR_MTVAL2] = { "mtval2", hmode, read_mtval2, write_mtval2,