Home
last modified time | relevance | path

Searched refs:CSR_MHPMEVENT27 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/riscv/include/asm/
H A Dencoding.h219 #define CSR_MHPMEVENT27 0x33b macro
/openbmc/qemu/target/riscv/
H A Dcpu_bits.h431 #define CSR_MHPMEVENT27 0x33b macro
H A Dcsr.c5492 [CSR_MHPMEVENT27] = { "mhpmevent27", any, read_mhpmevent,