Home
last modified time | relevance | path

Searched refs:CSR_MHPMEVENT15 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/riscv/include/asm/
H A Dencoding.h207 #define CSR_MHPMEVENT15 0x32f macro
/openbmc/qemu/target/riscv/
H A Dcpu_bits.h419 #define CSR_MHPMEVENT15 0x32f macro
H A Dcsr.c5463 [CSR_MHPMEVENT15] = { "mhpmevent15", any, read_mhpmevent,